



24AA128/24LC128

128K I²CTM CMOS Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Max. Clock Frequency	Temp. Ranges
24AA128	1.8-5.5V	400 kHz ⁽¹⁾	I
24LC128	2.5-5.5V	400 kHz	I,

AC measurement conditions:


- 2-wire serial interface, I²CTM compatible
- Cascadable up to eight devices
- Schmitt Trigger inputs for noise suppression
- Output slope control to eliminate ground bounce
- 400 kHz clock compatibility
- Single supply voltage and high speed:
–1 MHz
- Self-timed erase/write cycle
- 64-byte page write buffer <adjust per device>
- Hardware write-protect
- ESD protection >4000V
- More than 1 million erase/write cycles
- Data retention > 200 years
- Factory programming available
- Packages include 8-lead PDIP, SOIC, TSSOP, and MSOP packages

Description:

The 24AA128/24LC128/

(24XX128*) is a 16K x 8 (128 Kbit) Serial Electrically Erasable PROM (EEPROM), capable of operation across a broad voltage range (1.7V to 5.5V). It has been developed for advanced, low-power applications such as personal communications or data acquisition. This device also has a page write capability of up to 64 bytes of data. This device is capable of both random and sequential reads up to the 128K boundary. Functional address lines allow up to eight devices on the same bus, for up to 1 Mbit address space. This device is available in the standard 8-pin plastic DIP, SOIC (3.90 mm and 5.28 mm), TSSOP, MSOP and DFN packages.

Block Diagram



Examples


型号	封装	私印	工作电压	兼容电压
24AA128-I/P-TUDI	DIP8	24AA128-I/P	1.8-5.5	2.7V
24AA128T-I/SN-TUDI	SOP8	24AA128I/SN	1.8-5.5	2.7V
24AA128T-I/ST-TUDI	TSSOP8	24AA128	1.8-5.5	2.7V
24LC128-I/P-TUDI	DIP8	24LC128-I/P	1.8-5.5	
24LC128T-I/SN-TUDI	SOP8	24LC128I/SN	1.8-5.5	
24LC128T-I/ST-TUDI	TSSOP8	24LC128	1.8-5.5	

Pin Descriptions

Pin Name	Type	Functions
A0-A2	I	Address Inputs
SDA	I/O&Open-drain	Serial Data
SCL	I	Serial Clock Input
WP	I	Write Protect
GND	P	Ground
Vcc	P	Power Supply

Table 1

Block Diagram



DEVICE/PAGE ADDRESSES (A2, A1 and A0): The A2, A1 and A0 pins are device address inputs that are hard wire for the 24LC128/24AA128. Eight 128K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

WRITE PROTECT (WP): The 24LC128/24AA128 has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protection pin is connected to Vcc, the write protection feature is enabled **2-16** and operates as

24LC128/24AA128 **128K bits (16,384×8)**

shown in the following Table 2.

WP Pin Status	24LC128/24AA128
At VCC	Full(128K)Array
At GND	Normal Read/Write Operations

Table2

Functional Description

1. Memory Organization

[24LC128/24AA128, 128K SERIAL EEPROM](#): Internally organized with 256 pages of 64 bytes each, the 128K requires a 14-bit data word address for random word addressing.

2. Device Operation

[CLOCK and DATA TRANSITIONS](#): The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 1). Data changes during SCL high periods will indicate a start or stop condition as defined below.

[START CONDITION](#): A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 2).

[STOP CONDITION](#): A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 2).

[ACKNOWLEDGE](#): All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.

[STANDBY MODE](#): The 24LC128/24AA128 features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations

[MEMORY RESET](#): After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high.
3. Create a start condition

24LC128/24AA128 128K bits (16,384×8)

Figure 1. Data Validity




Figure 2. Start and Stop Definition





Figure 3. Output Acknowledge



3. Device Addressing

The 128K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 4)

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The 128K EEPROM uses A2, A1 and A0 device address bits to allow as much as eight devices on the same bus. These 3 bits must be compared to their corresponding hardwired input pins. The A2, A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.

DATA SECURITY: The 24LC128/24AA128 has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at VCC.

4. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 5).

PAGE WRITE: The 128K EEPROM is capable of an 64-byte page writes. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 63 more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 6).

The data word address lower six bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 64 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write

sequence to continue.

5. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 7).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 8)

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 9).

Figure 4: Device Address

MSB	0	1	0	0	0	0	LSB
1	0	1	0	0	0	0	R/W

Figure 5: Byte Write

24LC128/24AA128 128K bits (16,384×8)




Figure 6: Page Write




Figure 7: Current Address Read




Figure 8: Random Read





Figure 9: Sequential Read



Electrical Characteristics

Absolute Maximum Stress Ratings :

- DC Supply Voltage -0.3V to +6.5V
- Input / Output Voltage. GND-0.3V to VCC+0.3V
- Operating Ambient Temperature.....-40°C to +85°C
- Storage Temperature -65°C to +150°C

- Comments:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

24LC128/24AA128 128K bits (16,384×8)

DC Electrical Characteristics

Applicable over recommended operating range from: TA = -40°C to +85°C, VCC = +1.7V to +5.5V
(unless otherwise noted)

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Supply Voltage	V _{CC1}	1.7	-	5.5	V	-
Supply Voltage	V _{CC2}	2.5	-	5.5	V	-
Supply Voltage	V _{CC3}	2.7	-	5.5	V	-
Supply Voltage	V _{CC4}	4.5	-	5.5	V	-
Supply Current VCC=5.0V	I _{CC1}	-	0.4	1.0	mA	READ at 400KHZ
Supply Current VCC=5.0V	I _{CC2}	-	2.0	3.0	mA	WRITE at 400KHZ
Supply Current VCC=1.7V	I _{SB1}	-	0.6	1.0	μA	V _{IN} =V _{CC} or V _{SS}
Supply Current VCC=2.5V	I _{SB2}	-	1.0	2.0	μA	V _{IN} =V _{CC} or V _{SS}
Supply Current VCC=2.7V	I _{SB3}	-	1.0	2.0	μA	V _{IN} =V _{CC} or V _{SS}
Supply Current VCC=5.0V	I _{SB4}	-	2.0	5.0	μA	V _{IN} =V _{CC} or V _{SS}
Input Leakage Current	I _{L1}	-	0.10	3.0	μA	V _{IN} =V _{CC} or V _{SS}
Output Leakage Current	I _{LO}	-	0.05	3.0	μA	V _{OUT} =V _{CC} or V _{SS}
Input Low Level	V _{IL1}	-0.3	-	V _{CC} ×0.3	V	V _{CC} =1.8V to 5.5V
Input High Level	V _{IH1}	V _{CC} ×0.7	-	V _{CC} +0.3	V	V _{CC} =1.8V to 5.5V
Input Low Level	V _{IL2}	-0.3	-	V _{CC} ×0.2	V	V _{CC} =1.7V
Input High Level	V _{IH2}	V _{CC} ×0.7	-	V _{CC} +0.3	V	V _{CC} =1.7V
Output Low Level VCC=5.0V	V _{OL3}	-	-	0.4	V	I _{OL} =3.0mA
Output Low Level VCC=3.0V	V _{OL2}	-	-	0.4	V	I _{OL} =2.1mA
Output Low Level VCC=1.7V	V _{OL1}	-	-	0.2	V	I _{OL} =0.15mA

Pin Capacitance

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +1.7V

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Input/Output Capacitance(SDA)	C _{I/O}	-	-	8	pF	V _{IO} =0V
Input Capacitance(A0,A1,A2,SCL)	C _{IN}	-	-	6	pF	V _{IN} =0V

AC Electrical Characteristics

Applicable over recommended operating range from TA = -40°C to +85°C, VCC = +1.7V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Parameter	Symbol	1.7V≤V _{CC} < 2.5V			2.5V≤V _{CC} < 5.5V			Units
		Min	Typ	Max	Min	Typ	Max	
Clock Frequency,SCL	f _{SCL}	-	-	400	-	-	1000	KHZ
Clock Pulse Width Low	t _{LOW}	1.2	-	-	0.6	-	-	μs
Clock Pulse Width High	t _{HIGH}	0.6	-	-	0.4	-	-	μs
Noise Suppression Time	t _I	-	-	50	-	-	50	ns
Clock Low to Data Out Valid	t _{AA}	0.1	-	0.9	0.05	-	0.9	μs
Time the bus must be free before a new transmission can start	t _{BUF}	1.2	-	-	0.5	-	-	μs
Start Hold Time	t _{HD:STA}	0.6	-	-	0.25	-	-	μs
Start Setup Time	t _{SU:DAT}	0.6	-	-	0.25	-	-	μs
Data In Hold Time	t _{HD:DAT}	0	-	-	0	-	-	μs
Data in Setup Time	t _{SU:DAT}	100	-	-	100	-	-	ns
Input Rise Time(1)	t _R	-	-	0.3	-	-	0.3	μs
Input Fall Time(1)	t _F	-	-	300	-	-	300	μs
Stop Setup Time	t _{SU:STO}	0.6	-	-	0.25	-	-	μs
Data Out Hold Time	t _{DH}	50	-	-	50	-	-	ns
Write Cycle Time	t _{WR}	-	3.3	5	-	3.3	5	ms
5.0V,25°C,Byte Mode(1)	Endurance	1M	-	-	-	-	-	Write Cycle

Note:

1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

RL (connects to VCC): 1.3 k (2.5V, 5V), 10 k (1.7V) Input pulse voltages: 0.3 VCC to 0.7 VCC

Input rise and fall time: 50 ns


Input and output timing reference voltages: 0.5 VCC

The value of RL should be concerned according to the actual loading on the user's system.

24LC128/24AA128 128K bits (16,384×8)


Bus Timing

Figure 10: SCL: Serial Clock, SDA: Serial Data I/O



Write Cycle Timing

Figure 11: SCL: Serial Clock, SDA: Serial Data I/O




Note:

The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Package Information

PDIP Outline Dimensions




Note:


1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
4. E and eA measured with the leads constrained to be perpendicular to datum.
5. Pointed or rounded lead tips are preferred to ease insertion.
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).

24LC128/24AA128 **128K bits (16,384×8)**

SOP



TSSOP

**重要通知与免责声明**

深圳市钉地半导体有限公司将准确可靠地提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、WEB工具、安全信息和其他资源，但不保证任何缺陷，一切以实物测试为准，并且不作任何明示或暗示的保证，包括但不限于对适销性的暗示保证、对特定目的适用的暗示保证或不侵犯任何第三方知识产权的暗示保证。这些资源旨在为使用钉地产品的熟练开发人员提供支持：（1）为您的应用程序选择合适的产品；（2）设计、验证和测试您的应用程序；（3）确保您的应用程序符合适用的标准和任何其他安全、安保或其他要求；（4）钉地和钉地标志是钉地半导体的注册商标。所有商标均为其各自所有者的财产；（5）有关更改详情，请查阅任何修订文件中包含的修订历史记录。资源可能会在不通知的情况下更改。我公司将不对使用此产品及其使用而导致的专利或第三方知识产权的侵权负责。