


## 1. Features

- SGT MOSFET technology
- Proprietary New Trench Technology
- $R_{DS(ON)}=18.5\text{m}\Omega(\text{typ.}) @ V_{GS}=10\text{V}$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

## 2. Applications

- Hard Switching and High Speed Circuit
- Motor Control
- UPS

## 3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source

## 4. Ordering Information

Part Number	Package	Brand
KCP3525A	TO-220	KIA

## 5. Absolute maximum ratings

T<sub>c</sub>= 25 °C, unless otherwise specified

Parameter	Symbol	Ratings	Unit
Drain-to-Source Voltage <sup>1)</sup>	V <sub>DSS</sub>	250	V
Gate-to-Source Voltage	V <sub>GSS</sub>	±20	V
Continuous Drain Current	T <sub>c</sub> =25 °C	I <sub>D</sub>	70
	T <sub>c</sub> =100 °C	I <sub>D</sub>	48
Pulsed Drain Current at V <sub>GS</sub> =10V <sup>2)</sup>	I <sub>DM</sub>	280	A
Single Pulse Avalanche Energy L=10mH	EAS	2000	mJ
Peak Diode Recovery dv/dt	dv/dt	5.0	V/ns
Power Dissipation	P <sub>D</sub>	250	W
Derating Factor above 25°C	P <sub>D</sub>	2	W/°C
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T <sub>L</sub> T <sub>PAK</sub>	300 260	°C
Operating and Storage Temperature Range	T <sub>J</sub> &T <sub>STG</sub>	-55 to 150	°C

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

## 6. Thermal characteristics

Parameter	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	0.5	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62	°C/W

## 7. Electrical characteristics

$T_J=25^\circ\text{C}$ , unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	250	-	-	V
Drain-to-Source Leakage Current	$I_{\text{DS}(\text{SS})}$	$V_{\text{DS}}=250\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
		$V_{\text{DS}}=200\text{V}, T_J=125^\circ\text{C}$	-	-	100	$\mu\text{A}$
Gate-to-Source Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
Drain-to-Source ON Resistance <sup>3)</sup>	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=35\text{A}$	-	18.5	20	$\text{m}\Omega$
Gate Threshold Voltage	$V_{\text{GS}(\text{TH})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.5	-	4.5	V
Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=125\text{V}, f=1.0\text{MHz}$	-	6850	-	pF
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	5	-	
Output Capacitance	$C_{\text{oss}}$		-	320	-	
Total Gate Charge	$Q_g$	$V_{\text{DD}}=125\text{V}, I_{\text{D}}=40\text{A}, V_{\text{GS}}=10\text{V}$	-	78	-	nC
Gate-to-Source Charge	$Q_{\text{gs}}$		-	34	-	
Gate-to-Drain (Miller) Charge	$Q_{\text{gd}}$		-	10	-	
Turn-on Delay Time	$t_{\text{d}(\text{ON})}$	$V_{\text{DD}}=125\text{V}, I_{\text{D}}=40\text{A}, R_{\text{G}}=4.7\Omega, V_{\text{GS}}=10\text{V}$	-	36	-	nS
Rise Time	$t_{\text{rise}}$		-	15	-	
Turn-Off Delay Time	$t_{\text{d}(\text{OFF})}$		-	42	-	
Fall Time	$t_{\text{fall}}$		-	10	-	
Continuous Source Current	$I_{\text{SD}}$	Integral PN-diode in MOSFET	-	-	70	A
Pulsed Source Current	$I_{\text{SM}}$		-	-	280	A
Forward Voltage	$V_{\text{SD}}$	$I_{\text{S}}=50\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
Reverse recovery time	$t_{\text{rr}}$	$I_F=40\text{A}, dI/dt=100\text{A}/\mu\text{s}$	-	232	-	ns
Reverse recovery charge	$Q_{\text{rr}}$		-	991	-	$\mu\text{C}$

Note:

- 1)  $T_J=+25^\circ\text{C}$  to  $+150^\circ\text{C}$
- 2) Repetitive rating; pulse width limited by maximum junction temperature.
- 3) Pulse width  $\leq 380\mu\text{s}$ ; duty cycle  $\leq 2\%$ .

## 8. Test circuits and waveforms




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area

## 9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms