

1. Features

- Uses advanced SGT technology
- Device Rating $V_{DS}=40V$, $I_D=260A$
- $R_{DS(ON)}=1.1m\Omega$ (typ.) @ $V_{GS}=10V$
- Proprietary High Density Trench Technology
- RoHS Compliant & Halogen-Free


2. Application

- Battery Management System
- Load Switch
- Brushless DC Motor Control

3. Pin configuration



TOLL-8



Pin	Function
1	Gate
9	Drain
2,3,4,5,6,7,8	Source

4. Ordering Information

Part Number	Package	Brand
KCT1704A	TOLL-8	KIA

5. Absolute maximum ratings

$T_C=25\text{ }^{\circ}\text{C}$ unless otherwise specified

Parameter		Symbol	Ratings	Unit
Drain-to-Source Voltage		V_{DS}	40	V
Gate-Source voltage		V_{GS}	± 20	V
Continuous Drain Current, $V_{GS}@10V$ ¹⁾	$T_C=25\text{ }^{\circ}\text{C}$	I_D	260	A
	$T_C=100\text{ }^{\circ}\text{C}$	I_D	169	A
Pulsed Drain Current ²⁾		I_{DM}	1052	A
Power Dissipation ⁴⁾	$T_C=25\text{ }^{\circ}\text{C}$	P_D	164	W
	$T_C=100\text{ }^{\circ}\text{C}$	P_D	2.55	W
Single Pulsed Avalanche Energy ³⁾		E_{AS}	551	mJ
Junction & Storage Temperature Range		T_J & T_{STG}	-55 to 150	$^{\circ}\text{C}$

6. Thermal characteristics

Parameter	Symbol	Ratings	Units
Thermal resistance, Junction-case ¹⁾	$R_{\theta JC}$	0.76	$^{\circ}\text{C/W}$
Junction-to-Ambient (mounted on 1 inch square PCB)	$R_{\theta JA}$	49	$^{\circ}\text{C/W}$

7. Electrical characteristics

(T_C=25°C, unless otherwise notes)

Parameter	Symbol	Test Condition	Value			Unit
			min.	typ.	max.	
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0V, I _D =250uA	40	-	-	V
Zero gate voltage drain current	I _{DSS}	V _{DS} =40V, V _{GS} =0V	-	-	1	μA
		V _{DS} =40V, T _C =55°C	-	-	100	μA
Gate-source leakage current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250uA	1.0	-	2.4	V
Drain-source on-state resistance ²⁾	R _{DS(on)}	V _{GS} =10V, I _D =60A	-	1.1	1.6	mΩ
		V _{GS} =4.5V, I _D =20A	-	1.43	-	mΩ
Transconductance	g _{fs}	V _{DS} =5V, I _D =50A	-	225	-	S
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =20V, f=100KHz	-	8200	-	pF
Output Capacitance	C _{oss}		-	1500	-	
Reverse Transfer Capacitance	C _{rss}		-	1450	-	
Gate Total Charge	Q _g	V _{GS} =10V, V _{DS} =20V, I _D =50A	-	210	-	nC
Gate-Source charge	Q _{gs}		-	22	-	
Gate-Drain charge	Q _{gd}		-	75	-	
Turn-on delay time	t _{d(on)}	V _{DD} =20V, I _D =50A, V _{GS} =10V, R _G =5Ω	-	50	-	ns
Rise time	t _r		-	175	-	
Turn-off delay time	t _{d(off)}		-	300	-	
Fall time	t _f		-	250	-	
Gate resistance	R _G	—	-	0.7	-	Ω
Maximum Continuous Drain to Source Diode Forward Current ^{1),5)}	I _S	—	-	188	-	A
Maximum Pulsed Drain to Source Diode Forward Current ^{2),5)}	I _{SM}	—	-	1052	-	A
Body Diode Forward Voltage	V _{SD} ²⁾	V _{GS} =0V, I _S =50A T _J =25°C	-	0.78	-	V

Note:

1) The data tested by surface mounted on one inch² FR-4 board with 2OZ copper.

2) The data tested by pulsed, pulse width≤300us, duty cycle≤2%.

3) The EAS data shows Max. rating. The test condition is V_{DD}=25V, V_{GS}=10V, R_G=25Ω, L=0.1mH, I_{AS}=104.98A.

4) The power dissipation is limited by 150°C junction temperature.

5) The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.

8. Typical Characteristics




Figure 1. Output Characteristics $T_J=25^\circ\text{C}$




Figure 2. Drain-source on resistance $T_J=25^\circ\text{C}$




Figure 3. Forward characteristics of body diode




Figure 4. Gate Charge Characteristics




Figure 5. Capacitance Characteristics




Figure 6. Threshold Voltage Vs. Temperature




Figure 7. Drain-source on-state resistance




Figure 8. Maximum Safe Operating Area




Figure 9. Avalanche characteristics




Figure 10. Drain-source breakdown voltage




Figure 11. Transfer characteristics




Figure 12. Power dissipation




Figure 13. Drain current




Figure 14. Effective Transient Thermal Impedance

9. Test Circuit & Waveform




Figure 15. Gate Charge Test Circuit & Waveform




Figure 16. Resistive Switching Test Circuit & Waveforms






Figure 17. Unclamped Inductive Switching Test Circuit & Waveforms



* $V_{GS} = 5V$ for Logic Level Devices