

1. Features

- Uses advanced SGT technology
- Device Rating $V_{DS}=40V$, $I_D=260A$
- $R_{DS(ON)}=1.1m\Omega$ (typ.) @ $V_{GS}=10V$
- Proprietary High Density Trench Technology
- RoHS Compliant & Halogen-Free


2. Application

- Battery Management System
- Load Switch
- Brushless DC Motor Control

3. Pin configuration



TOLL-8



Pin	Function
1	Gate
9	Drain
2,3,4,5,6,7,8	Source

4. Ordering Information

Part Number	Package	Brand
KCT1704A	TOLL-8	KIA

5. Absolute maximum ratings

$T_C=25\text{ }^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	Ratings	Unit
Drain-to-Source Voltage	V_{DS}	40	V
Gate-Source voltage	V_{GS}	± 20	V
Continuous Drain Current, $V_{GS}@10\text{V}^1)$	$T_C=25\text{ }^\circ\text{C}$	I_D	260
	$T_C=100\text{ }^\circ\text{C}$	I_D	169
Pulsed Drain Current ²⁾	I_{DM}	1052	A
Power Dissipation ⁴⁾	P_D	164	W
Power Dissipation	P_D	2.55	W
Single Pulsed Avalanche Energy ³⁾	E_{AS}	551	mJ
Junction & Storage Temperature Range	$T_J \& T_{STG}$	-55 to 150	$^\circ\text{C}$

6. Thermal characteristics

Parameter	Symbol	Ratings	Units
Thermal resistance, Junction-case ¹⁾	$R_{\theta JC}$	0.76	$^\circ\text{C/W}$
Junction-to-Ambient (mounted on 1 inch square PCB)	$R_{\theta JA}$	49	$^\circ\text{C/W}$

7. Electrical characteristics

($T_C=25^\circ\text{C}$, unless otherwise notes)

Parameter	Symbol	Test Condition	Value			Unit
			min.	typ.	max.	
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	40	-	-	V
Zero gate voltage drain current	I_{DSS}	$V_{\text{DS}}=40\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
		$V_{\text{DS}}=40\text{V}, T_C=55^\circ\text{C}$	-	-	100	μA
Gate-source leakage current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	-	2.4	V
Drain-source on-state resistance ²⁾	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=60\text{A}$	-	1.1	1.6	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=20\text{A}$	-	1.43	-	$\text{m}\Omega$
Transconductance	g_{fs}	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=50\text{A}$	-	225	-	S
Input Capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=20\text{V}, f=100\text{KHz}$	-	8200	-	pF
Output Capacitance	C_{oss}		-	1500	-	
Reverse Transfer Capacitance	C_{rss}		-	1450	-	
Gate Total Charge	Q_g	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=20\text{V}, I_{\text{D}}=50\text{A}$	-	210	-	nC
Gate-Source charge	Q_{gs}		-	22	-	
Gate-Drain charge	Q_{gd}		-	75	-	
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=20\text{V}, I_{\text{D}}=50\text{A}, V_{\text{GS}}=10\text{V}, R_{\text{G}}=5\Omega$	-	50	-	ns
Rise time	t_r		-	175	-	
Turn-off delay time	$t_{\text{d}(\text{off})}$		-	300	-	
Fall time	t_f		-	250	-	
Gate resistance	R_{G}	—	-	0.7	-	Ω
Maximum Continuous Drain to Source Diode Forward Current ^{1),5)}	I_{S}	—	-	188	-	A
Maximum Pulsed Drain to Source Diode Forward Current ^{2),5)}	I_{SM}	—	-	1052	-	A
Body Diode Forward Voltage	$V_{\text{SD}}^{\text{2)}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=50\text{A}$ $T_J=25^\circ\text{C}$	-	0.78	-	V

Note:

- 1) The data tested by surface mounted on one inch² FR-4 board with 2OZ copper.
- 2) The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
- 3) The EAS data shows Max. rating. The test condition is $V_{\text{DD}}=25\text{V}$, $V_{\text{GS}}=10\text{V}$, $R_g=25\Omega$, $L=0.1\text{mH}$, $I_{\text{AS}}=104.98\text{A}$.
- 4) The power dissipation is limited by 150°C junction temperature.
- 5) The data is theoretically the same as I_{D} and I_{DM} , in real applications, should be limited by total power dissipation.

8. Typical Characteristics




Figure 1. Output Characteristics $T_J=25^\circ\text{C}$




Figure 2. Drain-source on resistance $T_J=25^\circ\text{C}$




Figure 3. Forward characteristics of body diode




Figure 4. Gate Charge Characteristics




Figure 5. Capacitance Characteristics




Figure 6. Threshold Voltage Vs. Temperature




Figure 7. Drain-source on-state resistance




Figure 8. Maximum Safe Operating Area




Figure 9. Avalanche characteristics




Figure 10. Drain-source breakdown voltage




Figure 11. Transfer characteristics




Figure 12. Power dissipation




Figure 13. Drain current




Figure 14. Effective Transient Thermal Impedance

9. Test Circuit & Waveform




Figure 15. Gate Charge Test Circuit & Waveform




Figure 16. Resistive Switching Test Circuit & Waveforms






Figure 17. Unclamped Inductive Switching Test Circuit & Waveforms



* $V_{GS} = 5V$ for Logic Level Devices