



1. Features

- SGT MOSFET technology
- Proprietary New Trench Technology
- $R_{DS(ON)}=9.8\text{m}\Omega(\text{typ.}) @ V_{GS}=10\text{V}$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

2. Applications

- DC-DC Converters
- Ideal for high-frequency switching and synchronous rectification

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source

4. Ordering Information

Part Number	Package	Brand
KCB2920K	TO-263	KIA
KCP2920K	TO-220	KIA
KCM2920K	TO-247	KIA

5. Absolute maximum ratings

($T_C = 25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-to-Source Voltage ¹⁾	V_{DSS}	200	V
Gate-to-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current	I_D	130	A
	I_D	75	A
Pulsed Drain Current at $V_{GS}=10\text{V}$ ²⁾	I_{DM}	440	A
Single Pulse Avalanche Energy $L=10\text{mH}$	EAS	2000	mJ
Power Dissipation	P_D	333	W
Derating Factor above 25°C	P_D	2.22	$\text{W}/^\circ\text{C}$
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T_L T_{PAK}	300 260	$^\circ\text{C}$
Operating and Storage Temperature Range	$T_J \& T_{STG}$	-55 to 175	$^\circ\text{C}$

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

6. Thermal characteristics

Parameter	Symbol	Ratings		Unit
		TO-263, TO-220	TO-247	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.45	0.45	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62	50	$^\circ\text{C}/\text{W}$

7. Electrical characteristics

($T_J=25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	200	-	-	V
Drain-to-Source Leakage Current	I_{DSS}	$V_{\text{DS}}=200\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
		$V_{\text{DS}}=160\text{V}, T_J=125^\circ\text{C}$	-	-	100	μA
Gate-to-Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain-to-Source ON Resistance ³⁾	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=40\text{A}$	-	9.8	11.5	$\text{m}\Omega$
Gate Threshold Voltage	$V_{\text{GS(TH)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.5	-	4.5	V
Input Capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=100\text{V}, f=1.0\text{MHz}$	-	6780	-	pF
Reverse Transfer Capacitance	C_{rss}		-	5	-	
Output Capacitance	C_{oss}		-	390	-	
Total Gate Charge	Q_g	$V_{\text{DD}}=100\text{V}, I_{\text{D}}=55\text{A}, V_{\text{GS}}=10\text{V}$	-	75	-	nC
Gate-to-Source Charge	Q_{gs}		-	35	-	
Gate-to-Drain (Miller) Charge	Q_{gd}		-	10	-	
Turn-on Delay Time	$t_{\text{d(ON)}}$	$V_{\text{DD}}=100\text{V}, I_{\text{D}}=55\text{A}, R_{\text{G}}=4.7\Omega, V_{\text{GS}}=10\text{V}$	-	40	-	nS
Rise Time	t_{rise}		-	15	-	
Turn-Off Delay Time	$t_{\text{d(OFF)}}$		-	45	-	
Fall Time	t_{fall}		-	10	-	
Continuous Source Current	I_{SD}	Integral PN-diode in MOSFET	-	-	130	A
Pulsed Source Current	I_{SM}		-	-	440	A
Forward Voltage	V_{SD}	$I_{\text{S}}=80\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
Reverse recovery time	t_{rr}	$I_{\text{F}}=55\text{A}, \text{di}I/\text{dt}=100\text{A}/\mu\text{s}$	-	163	-	ns
Reverse recovery charge	Q_{rr}		-	570	-	μC

Note:

- 1) $T_J=+25^\circ\text{C}$ to $+150^\circ\text{C}$
- 2) Repetitive rating; pulse width limited by maximum junction temperature.
- 3) Pulse width $\leq 380\mu\text{s}$; duty cycle $\leq 2\%$.

8. Test circuits and waveforms




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body Diode Characteristics




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area

9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms