

Description

The TX50N06 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application.



Features

V _{DS}	60V
RDS(on)Max.	20mΩ
I _D	50A

- High density cell design for ultra low RDS(on)
- Excellent package for good heat dissipation

Pin configuration

Order Number	Package
TX50N06	TO-252



Maximum Ratings ($T_c = 25^\circ\text{C}$ unless otherwise noted*)

Parameter		Symbol	Ratings	Units
Drain-Source Voltage		V _{DSS}	60	V
Gate-Source Voltage		V _{GSS}	± 20	V
Continuous Drain Current	T _c =25°C	I _D	50*	A
	T _c =100°C		35.4*	A
Pulsed Drain Current		I _{DM}	90	A
Power Dissipation	T _c =25°C	P _D	85	W
	Derate above 25°C		0.3	
Single pulse avalanche energy (note 1)		E _A S	245	
Operating Junction and Storage Temperature Range		T _J ,T _{Stg}	-55~+175	°C

* Dran current limited by maximum junction temperature.

1: EAS condition:L=0.5mH, V_{DD}=30V, R_G=25Ω, T_J=25°C.

Thermal Characteristics







Parameter	Symbol	Ratings	Units
Thermal resistance, case to sink typ.	R _{thCS}	0.5	°C/W
Thermal resistance junction to case.	R _{thJC}	3.3	°C/W
Thermal resistance junction to ambient.	R _{thJA}	110	°C/W

Electrical characteristics (TA =25°C Unless Otherwise Specified)


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
STATIC						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V, ID=250μA	60	—	—	V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250μA	1.4	—	2.5	V
IGSS	Gate-Body Leakage	VDS=0V, VGS=±20V	—	—	±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=60V, VGS=0V	—	—	1	μA
RDS(ON)	Drain-Source On-Resistance	VGS=10V, ID=20A	—	14	20	mΩ
VSD	Diode Forward Voltage	IS=20A, VGS=0V	—	—	1.2	V
DYNAMIC						
Qg	Total Gate Charge	VDS=30V, VGS=10V, ID=20A	—	50	—	nC
Qgs	Gate-Source Charge		—	6	—	
Qgd	Gate-Drain Charge		—	15	—	
Ciss	Input Capacitance	VDS=30V, VGS=0V, f=1MHz	—	2050	—	pF
Coss	Output Capacitance		—	158	—	
Crss	Reverse Transfer Capacitance		—	120	—	
td(on)	Turn-On Delay Time	VDD =30V, RG=3Ω RL=6.7Ω, VGS=10V,	—	7..4	—	ns
tr	Turn-On Rise Time		—	5.1	—	
td(off)	Turn-Off Delay Time		—	28.2	—	
tf	Turn-Off Fall Time		—	5.5	—	
trr	Reverse Recovery Time	TJ = 25°C, IF =20A di/dt = 100A/μs	—	28	—	nS
Q rr	Reverse Recovery Charge		—	40	—	nC

Notes :a. Pulse test:pulse width 300 us,duty cycle 2% ,Guaranteed by design,not subject to production testing.


b. XDSSEMI reserves the right to improve product design,functions and reliability without notice.

Typical Characteristics (T_J =25°C Noted)
Output Characteristics

RDS(on) vs. Junction Temperature

Transfer Characteristics

Gate Charge

RDS(on) vs. Drain Current

Source-to-Drain Diode Forward



Capacitance vs. Drain Source Voltage




BVDSS vs. Junction Temperature




Safe Operation Area



BVDSS vs Junction Temperature



Normalized Thermal Transient Impedance, Junction to Ambient



TO-252

Unit: mm

