




N-Channel 50V,0.2A ,ESD Protection, N-MOSFET


FEATURES

- $R_{DS(ON)} \leq 3.5\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 4\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability





APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



MARKING

Pin configuration (Top view)



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	5 secs	Steady State	Unit	
Drain-Source Voltage	V_{DS}	50	± 20	V	
Gate-Source Voltage	V_{GS}				
Continuous Drain Current ($T_J = 150^\circ C$) ^b	I_D	0.25	0.2	mA	
		0.2	0.1		
Pulsed Drain Current ^a	I_{DM}	800			
Continuous Source Current (diode conduction) ^b	I_S	200	150		
Maximum Power Dissipation ^b for SOT363	P_D	250	200	mW	
		150	120		
Thermal Resistance, Junction-to-Ambient	$R_{\Theta JA}$	633		$^\circ C/W$	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ C$	

Notes







- d. Pulse width limited by maximum junction temperature.
e. Surface Mounted on FR4 Board.





N-Channel 50V (D-S) MOSFET, ESD Protection
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	yp	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	50			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =1mA	0.6		1.5	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =50V, V _{GS} =0V			1	μA
R _{D(on)}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D =200mA		2.5	3.5	Ω
		V _{GS} =4.5V, I _D =200mA		3.1	4	
V _{SD}	Diode Forward Voltage	I _S =0.44A, V _{GS} =0V		0.8	1.4	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =25V, V _{GS} =10V, I _D =0.22A		4.7		nC
Q _{gs}	Gate Source Charge			1.7		
Q _{gd}	Gate-Drain Charge			0.8		
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHZ		33		pf
C _{oss}	Output Capacitance			25		
C _{rss}	Reverse Transfer Capacitance			13		
t _{d(on)}	Turn-On Delay Time	V _{DD} =5V, R _L =500Ω, V _{GEN} =5V, R _G =10Ω		10.1		ns
t _r	Turn-On Rise Time			7.3		
t _{d(off)}	Turn-Off Delay Time			31.3		
t _f	Turn-Off Fall Time			28.2		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Titan mos reserves the right to improve product design, functions and reliability without notice.







service@jy-electronics.com.cn

Revision A2

www.jy-electronics.com.cn




SOT-363 Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.900	1.100	0.035	0.043
A1	0.000	0.100	0.000	0.004
A2	0.900	1.000	0.035	0.039
b	0.150	0.350	0.006	0.014
c	0.100	0.150	0.004	0.006
D	2.000	2.200	0.079	0.087
E	1.150	1.350	0.045	0.053
E1	2.150	2.400	0.085	0.094
e	0.650 TYP		0.026 TYP	
e1	1.200	1.400	0.047	0.055
L	0.525 REF		0.021 REF	
L1	0.260	0.460	0.010	0.018
θ	0°	8°	0°	8°

SOT-363 Suggested Pad Layout



Note:

1. Controlling dimension:in millimeters.
- 2.General tolerance: $\pm 0.05\text{mm}$.
- 3.The pad layout is for reference purposes only.