



ESD



TVS



MOS



LDO



Diode



Sensor



DC-DC

Product Specification

▶ Domestic Part Number	EV-IRFB4110-T3
▶ Overseas Part Number	IRFB4110
▶ Equivalent Part Number	IRFB4110

"T3" means TO-220



EV is the abbreviation of name EVVO


100 V N-Channel MOSFET

Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits


Benefits

- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and di/dt Capability
- Lead Free
- RoHS Compliant, Halogen-Free
- $V_{DS(V)} = 100V$
- $I_D = 120 A (V_{GS} = 10V)$
- $R_{DS(ON)} < 4.5m\Omega (V_{GS}=10V)$

**Absolute Maximum Ratings**







Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	1800①	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	1300①	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Wire Bond Limited)	120	
I_{DM}	Pulsed Drain Current ②	670	
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	370	W
	Linear Derating Factor	2.5	W/ $^\circ C$
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	5.3	V/ns
T_J	Operating Junction and	-55 to + 175	$^\circ C$
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	
E_{AS} (Thermally limited)	Single Pulse Avalanche Energy ③	190	mJ
I_{AR}	Avalanche Current ②	See Fig. 14, 15, 22a, 22b	A
E_{AR}	Repetitive Avalanche Energy ⑤		
Symbol	Parameter	Typ.	Max.
$R_{\theta JC}$	Junction-to-Case ⑨	0.402	$^\circ C/W$
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50	
$R_{\theta JA}$	Junction-to-Ambient ⑩	62	







Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)




Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.108		V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 5\text{mA}$ ②
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance		3.7	4.5	$\text{m}\Omega$	$V_{GS} = 10\text{V}, I_D = 75\text{A}$ ⑤
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
I_{DSS}	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 100\text{V}, V_{GS} = 0\text{V}$
				250		$V_{DS} = 100\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20\text{V}$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20\text{V}$
Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
g_{fs}	Forward Transconductance	160			S	$V_{DS} = 50\text{V}, I_D = 75\text{A}$
Q_g	Total Gate Charge		150	210	nC	$I_D = 75\text{A}$
Q_{gs}	Gate-to-Source Charge		35			$V_{DS} = 50\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge		43			$V_{GS} = 10\text{V}$ ⑤
R_G	Gate Resistance		1.3		Ω	
$t_{d(on)}$	Turn-On Delay Time		25		ns	$V_{DD} = 65\text{V}$
t_r	Rise Time		67			$I_D = 75\text{A}$
$t_{d(off)}$	Turn-Off Delay Time		78			$R_G = 2.6\Omega$
t_f	Fall Time		88			$V_{GS} = 10\text{V}$ ⑤
C_{iss}	Input Capacitance		9620		pF	$V_{GS} = 0\text{V}$
C_{oss}	Output Capacitance		670			$V_{DS} = 50\text{V}$
C_{rss}	Reverse Transfer Capacitance		250			$f = 1.0\text{MHz}$
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related) ⑦		820			$V_{GS} = 0\text{V}, V_{DS} = 0\text{V to } 80\text{V}$ ⑧
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related) ⑥		950			$V_{GS} = 0\text{V}, V_{DS} = 0\text{V to } 80\text{V}$ ⑧
Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)			170①	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ②⑦			670		
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^\circ\text{C}, I_S = 75\text{A}, V_{GS} = 0\text{V}$ ⑤
t_{rr}	Reverse Recovery Time		50	75	ns	$T_J = 25^\circ\text{C}$ $V_R = 85\text{V},$
			60	90		$T_J = 125^\circ\text{C}$ $I_F = 75\text{A}$
Q_{rr}	Reverse Recovery Charge		94	140	nC	$T_J = 25^\circ\text{C}$ $\text{di/dt} = 100\text{A}/\mu\text{s}$ ⑨
			140	210		$T_J = 125^\circ\text{C}$
I_{RRM}	Reverse Recovery Current		3.5		A	$T_J = 25^\circ\text{C}$
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 120A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by $T_{J\text{max}}$, starting $T_J = 25^\circ\text{C}$, $L = 0.033\text{mH}$ $R_G = 25\Omega$, $I_{AS} = 108\text{A}$, $V_{GS} = 10\text{V}$. Part not recommended for use above this value.
- ④ $I_{SD} \leq 75\text{A}$, $\text{di/dt} \leq 630\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$.
- ⑤ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑥ $C_{oss \text{ eff. (TR)}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑦ $C_{oss \text{ eff. (ER)}}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑧ R_0 is measured at T_J approximately 90°C .

**Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Transfer Characteristics**Fig 4.** Normalized On-Resistance vs. Temperature**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage

**Fig 7.** Typical Source-Drain Diode Forward Voltage**Fig 8.** Maximum Safe Operating Area**Fig 9.** Maximum Drain Current vs. Case Temperature**Fig 10.** Drain-to-Source Breakdown Voltage**Fig 11.** Typical C_{oss} Stored Energy**Fig 12.** Maximum Avalanche Energy vs. Drain Current


Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Fig 14. Typical Avalanche Current vs.Pulsewidth

Notes on Repetitive Avalanche Curves , Figures 14, 15:






1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
 2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
 4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.
 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
 6. I_{av} = Allowable avalanche current.
 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
- t_{av} = Average time in avalanche.
 D = Duty cycle in avalanche = $t_{av} \cdot f$
 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$

Fig 15. Maximum Avalanche Energy vs. Temperature

**Fig. 16.** Threshold Voltage vs. Temperature**Fig. 17 -** Typical Recovery Current vs. di_F/dt **Fig. 18 -** Typical Recovery Current vs. di_F/dt **Fig. 19 -** Typical Stored Charge vs. di_F/dt **Fig. 20 -** Typical Stored Charge vs. di_F/dt




Fig 21a. Unclamped Inductive Test Circuit




Fig 21b. Unclamped Inductive Waveforms




Fig 22a. Switching Time Test Circuit




Fig 22b. Switching Time Waveforms




Fig 23a. Gate Charge Test Circuit






Fig 23b. Gate Charge Waveform

Package Mechanical Data TO-220


Symbol	Dimensions (mm)	Symbol	Dimensions (mm)	Symbol	Dimensions (mm)
A	10.0±0.3	C1	1.3±0.2	L	13.2±0.4
A1	8.0±0.2	D	0.8±0.2	M	1.38±0.1
A2	0.94±0.1	D1	0.5±0.1	M1	1.28±0.1
A3	8.7±0.1	E	10.0±0.3	N	2.54(typ)
B	15.6±0.4	F	2.8 ±0.1	P	2.4±0.3
B1	13.2±0.2	H	3.6±0.1	Q	9.15±0.25
C	4.5±0.2	K	3.1±0.2		

Marking



Ordering information

Order code	Package	Baseqty	Deliverymode
EV-IRFB4110-T3	TO-220	1000	Tube and box

Disclaimer

EVVOSEMI ("EVVO") reserves the right to make corrections, enhancements, improvements, and other changes to its products and services at any time, and to discontinue any product or service without notice.

EVVO warrants the performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used as deemed necessary by EVVO to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Customers should obtain and confirm the latest product information and specifications before final design, purchase, or use. EVVO makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does EVVO assume any liability for application assistance or customer product design. EVVO does not warrant or accept any liability for products that are purchased or used for any unintended or unauthorized application.

EVVO products are not authorized for use as critical components in life support devices or systems without the express written approval of EVVOSEMI.

The EVVO logo and EVVOSEMI are trademarks of EVVOSEMI or its subsidiaries in relevant jurisdictions. EVVO reserves the right to make changes without further notice to any products herein.