

5A, 2.1MHz, I²C Programmable Synchronous Buck Converter with WLCSP-20 Package

FEATURES

- Compatible I²C Interface Up to 3.4MHz
- Input Voltage Range :2.7V~5.5V
- Up to 5A Output Current
- Mode Selection Between PFM and PWM at Light Load
- Typical 50μA Quiescent Current in Light Load PFM Mode
- 2.1MHz Switching Frequency
- Integrated Soft-Start
- Input UVLO and OVP
- Build in Thermal Shutdown and OCP
- 0.25μH Inductor Support
- I²C address: 0x82
- Compact WLCSP-20 Package

APPLICATIONS

- Smart Phones
- DSP or CPUs Processors
- Tablet, MID

APPLICATIONS

GENERAL DESCRIPTION

STI8070B is an I²C Programmable, high efficiency, 2.1MHz, Synchronous Buck converter that operates in wide input voltage range from 2.7V to 5.5V. The output Voltage could be programmed from 0.7125V to 1.5V. Very low standby current ensure high efficiency in light load PFM mode. The forced PWM mode could be set to avoid application problems caused by low switching frequency. A COT (Constant On-Time) structure is adaptive to achieve the fixed switching frequency and fast load transient response. STI8070B provides up to 5A output current with Integrated 28mΩ(high side) and 18mΩ(low side) power switch. STI8070B also implement an internal soft-start and cycle-by-cycle over current protection function. In addition, the input UVLO and OVP protection, Thermal shutdown protection.





Figure 1. Basic Application Circuit

ABSOLUTE MAXIMUM RATINGS (Note 1)

| Parameter | Min | Max | Unit |
|--|------|-----|------|
| All Voltage Range | -0.3 | 6.5 | V |
| Junction Temperature (Note2) | -40 | 150 | °C |
| Storage Temperature | -65 | 150 | °C |
| Junction-to-ambient Thermal Resistance | - | 38 | °C/W |
| Junction-to-case Thermal Resistance | - | 9 | °C/W |
| Power Dissipation | - | 2.6 | W |

PACKAGE/ORDER INFORMATION



WLCSP-20

Top Mark: S70BXXX (S70B: Device Code, XXX: Inside Code)

| Part Number | Package | Top mark | Quantity/ Reel |
|-------------|----------|----------|----------------|
| STI8070B | WLCSP-20 | S70BXXX | 3000 |

STI8070B devices are Pb-free and RoHS compliant.

PIN DESCRIPTIONS

| Pin | Name | Function |
|----------------|------|--|
| A1 | SEL | Voltage select pin, 0: VSEL0 register, 1: VSEL1 register |
| A2 | EN | Enable pin, 0: Shut down, 1: Enable |
| A3 | SCK | I ² C Clock pin |
| A4 | OUT | Output voltage sense pin, Connect to output capacitor |
| B1 | SDA | I ² C Data pin |
| B2~B3 C1~C4 | PGND | Power Ground pins |
| B4 | AGND | Analog Ground pin |
| D1~D2 E1~E2 | IN | Power input pin, Connect to input capacitor |
| D3~D4 E3~E4 | SW | Switching Pin, Connect to external Inductor |

ESD RATING

| Items | Description | Value | Unit |
|------------------|-------------------------------|-------|------|
| V _{ESD} | Human Body Model for all pins | ±2000 | V |

JEDEC specification JS-001

RECOMMENDED OPERATING CONDITIONS

| Items | Description | Min | Max | Unit |
|----------------|-----------------------------|-----|-----|------|
| Voltage Range | IN | 2.7 | 5.5 | V |
| T _A | Operating Temperature Range | -40 | 85 | °C |

ELECTRICAL CHARACTERISTICS

(V_{IN} = 3.6V, V_{OUT} = 1V, T_A = 25°C, unless otherwise noted.)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|--|----------------------|--|-----|------|-----|------|
| Input Voltage Range | V _{IN} | | 2.7 | | 5.5 | V |
| Under Voltage Lockout | V _{UVLO} | Vin rising | | 2.6 | | V |
| UVLO Hysteresis | V _{UVLO_HY} | | | 180 | | mV |
| Input OVP Voltage | V _{INOV} | Vin rising | | 6.15 | | V |
| Input OVP Hysteresis | V _{OV} _HY | | | 400 | | mV |
| OVP blank time | T _{OV} _BT | | | 20 | | μs |
| Input Supply Current | I _{IN} | EN=1, I _{load} =0, V _{out} >105%*V _{set} | | 50 | | μA |
| Input Shutdown current | I _{SDN} | EN=0 | | 0.1 | 1 | μA |
| | I _{SDI2C} | I ² C set shutdown, EN=1 | | 20 | 30 | μA |
| EN/SDA/SCK/SEL Logic high Threshold | V _{INH} | | 1.5 | | | V |
| EN/SDA/SCK/SEL Logic low Threshold | V _{INL} | | | | 0.4 | V |
| PFET peak Current limit (Note 3) | I _{LIM_MAX} | | 6.7 | | | A |
| Switch On-Resistance (high side) (Note 3) | R _{DSONH} | | | 28 | | mΩ |
| Switch On-Resistance (low side) (Note 3) | R _{DSONL} | | | 18 | | mΩ |
| Switching Frequency | F _{osc} | | | 2.1 | | MHz |
| Minimum Turn-on Time | t _{ON_MIN} | | | 52 | | ns |
| Regulator Enable to Regulated V _{OUT} | t _{sst} | | | 300 | | μs |
| Thermal Shutdown Threshold (Note 3) | T _{SDN} | Thermal rising | | 165 | | °C |
| Thermal Shutdown Hysteresis (Note 3) | T _{SDN_HY} | | | 30 | | °C |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula: T_J = T_A + (P_D) × θ_{JA}.


Note 3: Thermal shutdown threshold and hysteresis are guaranteed by design.

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN}=5V$, $V_{OUT}=1V$, $C_{IN}=22\mu F$, $C_{OUT}=22\mu F$, $L=0.25\mu H$, $T_A=25^\circ C$, unless otherwise noted


Efficiency at $V_{OUT} = 1V$

$V_{OUT}=1V$, $L=0.25\mu H$




Load Regulation at $V_{OUT} = 1V$

$V_{OUT}=1V$, $T_A=25^\circ C$




Line Regulation at $V_{OUT}=1V$

$V_{OUT}=1V$, $T_A=25^\circ C$




Output Short

$V_{IN}=5V$, $V_{OUT}=1V$




Steady State Operation

$V_{IN}=5V$, $V_{OUT}=1V$, No Load




Steady State Operation

$V_{IN}=5V$, $V_{OUT}=1V$, $I_O=5A$




TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Load Transient

 $V_{IN} = 5V$, $V_{OUT} = 1V$, $I_o = 0A$ to $5A$ 


Load Transient

 $V_{IN} = 5V$, $V_{OUT} = 1V$, $I_o = 0.5A$ to $4.5A$ 


Load Transient

 $V_{IN} = 5V$, $V_{OUT} = 1V$, $I_o = 0A$ to $2.5A$ 


Load Transient

 $V_{IN} = 5V$, $V_{OUT} = 1V$, $I_o = 2.5A$ to $5A$ 

Output Short Entry

 $V_{IN} = 5V$, $V_{OUT} = 1V$, No Load


Output Short Recovery

 $V_{IN} = 5V$, $V_{OUT} = 1V$, No Load

TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Output Short Entry

$V_{IN} = 5V$, $V_{OUT} = 1V$, $I_o = 5A$




Output Short Recovery

$V_{IN} = 5V$, $V_{OUT} = 1V$, $I_o = 5A$




EN Enable Power On

$V_{IN} = 5V$, $V_{OUT} = 1V$, No Load




EN Disable Power down

$V_{IN} = 5V$, $V_{OUT} = 1V$, No Load




EN Enable Power On

$V_{IN} = 5V$, $V_{OUT} = 1V$, $I_o = 5A$



EN Disable Power down

$V_{IN} = 5V$, $V_{OUT} = 1V$, $I_o = 5A$



FUNCTIONAL DESCRIPTION

Enable

EN Pin controls chip start, and STI8070B allows software to enable converter by I²C interface, BUCK_EN0 and BUCK_EN1 bits. The true table is showed as below.


| Pins | | Bits | | |
|------|-----|----------|----------|--------|
| EN | SEL | BUCK_EN0 | BUCK_EN1 | OUTPUT |
| 0 | x | x | x | OFF |
| 1 | 0 | 0 | x | OFF |
| 1 | 0 | 1 | x | ON |
| 1 | 1 | x | 0 | OFF |
| 1 | 1 | x | 1 | ON |

I²C Timing

STI8070B allows the HOST to set the output voltage or other configurable function using an I²C compatible interface and STI8070B always operates as a SLAVE device. The I²C interface supports CLK frequency up to 3.4MHz and all data is transmitted with MSB(bit 7) first. In hex form, the address of STI8070B is 0x82.

STI8070B is addressed using a 7-bit address followed by a direction bit. If the direction bit is 1, the HOST reads data from STI8070B and if the direction bit is 0, the HOST writes data to STI8070B.

A transaction begins with a START condition which is a HIGH to LOW transition of the SDA line while the SCL is HIGH. A transaction ends with a STOP condition which is a LOW to HIGH transition of the SDA line while the SCL is HIGH. The data on the SDA line must stay unchanged when the SCL line is HIGH and vary only when the SCL is LOW, otherwise, STI8070B will consider it as a START or STOP condition. Each transaction contains nine clock pulses. During the ninth pulse, if the SDA line is pulled LOW by STI8070B, it is defined as an acknowledge(ACK) bit, otherwise, it is defined as an NO ACK bit.




Write period

When the master needs to write data to STI8070B, it generates a START condition followed by the 7-bit address 0x82 and the direction bit 0, STI8070B then acknowledges by pulling SDA LOW during the ninth pulse; the master then transmits register address and the data it needs to write, the operation ends with a STOP condition.



Read period

When the master needs to read data from STI8070B, it generate a START condition followed by the 7-bit address 0x82 and the direction bit 0, the master then transmit register address it needs to read from; after STI8070B acknowledges to the operation, the master issues a START condition again, followed by the 7-bit address 0x82 but the direction bit is modified to 1; the STI8070B then acknowledges and shifts out the data to the master, the master gives NO ACK and ends the operation with a STOP condition.



I2C device Address: 0x82

1. VSEL0(0x00)

| Field | Bit | R/W | Default | Description |
|--------------|-----|-----|--------------------------------------|--|
| BUCK_EN 0 | 7 | R/W | 1 | Software buck enable. When EN pin is low, the regulator is off. When EN pin is high, BUCK_EN bit takes precedent. |
| MODE0 | 6 | R/W | 0 | 0=Allow auto-PFM mode during light load. 1=Forced PWM mode |
| VSEL0 | 5:0 | R/W | 010111(Vout=1V) (0.7125+n*0.0125) | 000000 = 0.7125V 000001 = 0.7250V 000010 = 0.7375V 010111 = 1.0000V 111111 = 1.5000V |

2. VSEL1(0x01)

| Field | Bit | R/W | Default | Description |
|--------------|-----|-----|--------------------------------------|---|
| BUCK_EN 1 | 7 | R/W | 1 | Software buck enable. When EN pin is low, the regulator is off. When EN pin is high, BUCK_EN bit takes precedent. |
| MODE1 | 6 | R/W | 0 | 0=Allow auto-PFM mode during light load. 1=Forced PWM mode |
| VSEL1 | 5:0 | R/W | 010111(Vout=1V) (0.7125+n*0.0125) | 000000 = 0.7125V 000001 = 0.7250V 000010 = 0.7375V |

| | | | | |
|--|--|--|--|---|
| | | | | 010111 = 1.0000V 111111 = 1.5000V |
|--|--|--|--|---|

3. Control Register(0x02)

| Field | Bit | R/W | Default | Description |
|------------------|-----|-----|------------------|---|
| Output Discharge | 7 | R/W | 1 | 0 = discharge resistor is disabled. 1 = discharge resistor is enabled. |
| Slew Rate | 6:4 | R/W | 000(10mV/0.15μs) | Set the slew rate for positive voltage transitions. 000 = 10mV/0.15μs 001 = 10mV/0.3μs 010 = 10mV/0.6μs 011 = 10mV/1.2μs 100 = 10mV/2.4μs 101 = 10mV/4.8μs 110 = 10mV/9.6μs 111 = 10mV/19.2μs |
| reserved | 3 | R/W | 0 | Always reads back 0 |
| Reset | 2 | R/W | 0 | Setting to 1 resets all registers to default values. |
| reserved | 1:0 | R/W | 00 | Always reads back 0 |

4. ID1 Register(0x03)

| Field | Bit | R/W | Default | Description |
|----------|-----|-----|---------|---------------------|
| VENDOR | 7:5 | R | 100 | IC vendor code. |
| reserved | 4 | R | 0 | Always reads back 0 |
| DIE_ID | 3:0 | R | 1000 | IC option code |

5. ID2 Register(0x04)



| Field | Bit | R/W | Default | Description |
|----------|-----|-----|---------|-----------------------|
| reserved | 7:4 | R | 0000 | Always Reads back 0 |
| DIE_REV | 3:0 | R | 0001 | IC mask revision code |

6. PGOOD Register(0x05)

| Field | Bit | R/W | Default | Description |
|----------|-----|-----|---------|---|
| PGOOD | 7 | R | 0 | 1: Buck is enabled and soft-start is completed. |
| reserved | 6:0 | R | 000000 | Always reads back 0 |

PACKAGE INFORMATION

WLCSP-20




WLCSP-20

Note:


- 1) All dimensions are in millimeters.
- 2) Package length does not include mold flash, protrusion or gate burr.
- 3) Package width does not include inter lead flash or protrusion.
- 4) Lead popularity (bottom of leads after forming) shall be 0.10 millimeters max.
- 5) Pin 1 is lower left pin when reading top mark from left to right.

TAPE AND REEL INFORMATION

TAPE DIMENSIONS: WLCSP-20



REEL DIMENSIONS:



Note:

- 1) All Dimensions are in Millimeter
- 2) Quantity of Units per Reel is 3000
- 3) MSL level is level 3.

Important Notification

This document only provides product information. TOLL Microelectronic Inc. reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time.

TOLL Microelectronic Inc. cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a TOLL product. No circuit patent licenses are implied.

All rights are reserved by TOLL Microelectronic Inc.
[http:// www.toll-semi.com](http://www.toll-semi.com)

TOLL Microelectronic