

Description

The HSBA3204 is the high cell density trench N-ch MOSFETs, which provide excellent RDSON and gate charge for most applications.


The HSBA3204 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

- 100% EAS Guaranteed
- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

Product Summary

V_{DS}	30	V
$R_{DS(ON),typ}$	6.5	m Ω
I_D	35	A

PRPAK5X6 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V^1$	35	A
$I_D@T_C=100^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V^1$	24.7	A
$I_D@T_A=25^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V^1$	10.6	A
$I_D@T_A=70^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V^1$	8.5	A
I_{DM}	Pulsed Drain Current ²	92	A
EAS	Single Pulse Avalanche Energy ³	57.8	mJ
I_{AS}	Avalanche Current	34	A
$P_D@T_C=25^{\circ}C$	Total Power Dissipation ⁴	19.2	W
$P_D@T_A=25^{\circ}C$	Total Power Dissipation ⁴	1.42	W
T_{STG}	Storage Temperature Range	-55 to 150	$^{\circ}C$
T_J	Operating Junction Temperature Range	-55 to 150	$^{\circ}C$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	62	$^{\circ}C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	6.5	$^{\circ}C/W$

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V$, $I_D=250\mu A$	30	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to 25°C , $I_D=1mA$	---	0.027	---	$V/^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V$, $I_D=12A$	---	6.5	8.5	$m\Omega$
		$V_{GS}=4.5V$, $I_D=10A$	---	11	14	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250\mu A$	1.2	1.5	2.5	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-5.8	---	$mV/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=24V$, $V_{GS}=0V$, $T_J=25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=24V$, $V_{GS}=0V$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V$, $V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=5V$, $I_D=15A$	---	38	---	S
R_g	Gate Resistance	$V_{DS}=0V$, $V_{GS}=0V$, $f=1MHz$	---	1.7	2.9	Ω
Q_g	Total Gate Charge (4.5V)	$V_{DS}=15V$, $V_{GS}=4.5V$, $I_D=12A$	---	12.6	17.6	nC
Q_{gs}	Gate-Source Charge		---	4.2	5.9	
Q_{gd}	Gate-Drain Charge		---	5.1	7.1	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=15V$, $V_{GS}=10V$, $R_G=3.3\Omega$ $I_D=12A$	---	4.6	9.2	ns
T_r	Rise Time		---	12.2	22	
$T_{d(off)}$	Turn-Off Delay Time		---	26.6	53	
T_f	Fall Time		---	8	16	
C_{iss}	Input Capacitance	$V_{DS}=15V$, $V_{GS}=0V$, $f=1MHz$	---	1317	1844	pF
C_{oss}	Output Capacitance		---	163	228	
C_{rss}	Reverse Transfer Capacitance		---	131	183	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,5}	$V_G=V_D=0V$, Force Current	---	---	15	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V$, $I_S=1A$, $T_J=25^\circ\text{C}$	---	---	1	V
t_{rr}	Reverse Recovery Time	$I_F=30A$, $dI/dt=100A/\mu s$, $T_J=25^\circ\text{C}$	---	9.2	---	nS
Q_{rr}	Reverse Recovery Charge		---	2	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=25V$, $V_{GS}=10V$, $L=0.1mH$, $I_{AS}=34A$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of reverse




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.2 On-Resistance vs. Gate-Source




Fig.4 Gate-Charge Characteristics




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching



PRPAK5x6-8L Dual EP2 Package Outline



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.90	1.17	0.035	0.046
b	0.33	0.51	0.013	0.020
C	0.20	0.30	0.008	0.012
D1	4.80	5.20	0.189	0.205
D2	3.61	3.96	0.142	0.156
E	5.90	6.15	0.232	0.242
E1	5.70	5.85	0.224	0.230
E2	3.30	3.78	0.130	0.149
e	1.27 BSC		0.05 BSC	
H	0.38	0.61	0.015	0.024
K	1.10	---	0.043	---
L	0.38	0.61	0.015	0.024
L1	0.05	0.25	0.002	0.010
M	0.50	---	0.020	---
α	0°	12°	0°	12°