



**Advanced Power
Electronics Corp.**


AP3P7R0EMT

Halogen-Free Product

P-CHANNEL ENHANCEMENT MODE

POWER MOSFET

- ▼ 100% R_g & UIS Test
- ▼ Simple Drive Requirement
- ▼ Fast Switching Characteristic
- ▼ RoHS Compliant & Halogen-Free




BV_{DSS}	-30V
$R_{DS(ON)}$	7m Ω
I_D	-75A
HBM ESD	2KV

Description

AP3P7R0E series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK[®] 5x6 package is special for voltage conversion application using standard infrared reflow technique with the backside heat sink to achieve the good thermal performance.



Absolute Maximum Ratings@ $T_J=25^{\circ}\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^{\circ}\text{C}$	Drain Current, V_{GS} @ 10V	-75	A
$I_D@T_C=100^{\circ}\text{C}$	Drain Current, V_{GS} @ 10V	-47.8	A
$I_D@T_A=25^{\circ}\text{C}$	Drain Current ³ , V_{GS} @ 10V	-22	A
$I_D@T_A=70^{\circ}\text{C}$	Drain Current ³ , V_{GS} @ 10V	-17.5	A
I_{DM}	Pulsed Drain Current ¹	-200	A
$P_D@T_C=25^{\circ}\text{C}$	Total Power Dissipation	59.5	W
$P_D@T_A=25^{\circ}\text{C}$	Total Power Dissipation	5	W
E_{AS}	Single Pulse Avalanche Energy ⁴	135	mJ
T_{STG}	Storage Temperature Range	-55 to 150	$^{\circ}\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^{\circ}\text{C}$

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-c}	Maximum Thermal Resistance, Junction-case	2.1	$^{\circ}\text{C}/\text{W}$
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	25	$^{\circ}\text{C}/\text{W}$



AP3P7R0EMT

Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-30	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =-10V, I _D =-20A	-	-	7	mΩ
		V _{GS} =-4.5V, I _D =-20A	-	-	15	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250uA	-1	-	-3	V
g _{fs}	Forward Transconductance	V _{DS} =-5V, I _D =-20A	-	47	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =-24V, V _{GS} =0V	-	-	-10	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±30	uA
Q _g	Total Gate Charge	I _D =-20A	-	34	54.4	nC
Q _{gs}	Gate-Source Charge	V _{DS} =-15V	-	12	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =-4.5V	-	11	-	nC
t _{d(on)}	Turn-on Delay Time	V _{DS} =-15V	-	42	-	ns
t _r	Rise Time	I _D =-20A	-	120	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω	-	460	-	ns
t _f	Fall Time	V _{GS} =-10V	-	280	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	4300	6880	pF
C _{oss}	Output Capacitance	V _{DS} =-15V	-	590	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	330	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =-20A, V _{GS} =0V	-	-	-1.2	V
t _{rr}	Reverse Recovery Time	I _S =-20A, V _{GS} =0V,	-	21	-	ns
Q _{rr}	Reverse Recovery Charge	dI/dt=-100A/μs	-	8	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, t ≤10sec
- 4.Starting T_j=25°C , V_{DD}=-30V , L=0.3mH , R_G=25Ω

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Drain Current v.s. Case Temperature




Fig 13. Normalized BV_{DSS} v.s. Junction Temperature




Fig 14. Total Power Dissipation






Fig 15. Typ. Drain-Source on State Resistance




AP3P7R0EMT

MARKING INFORMATION



**Package Outline : PMPAK 5x6**

BACKSIDE VIEW




SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.90	1.10	1.30
b	0.33	0.41	0.51
C	0.254(Ref.)		
D1	4.80	4.90	5.10
D2	3.61	4.00	4.40
E	5.80	6.03	6.25
E1 (Ref.)	5.60	5.75	5.90
E2 (Ref.)	3.30	3.55	3.80
e	1.27 BSC		
H	0.35	—	0.90
K (Ref.)	1.00	1.275	—
L	0.35	0.55	0.75
L1	0.06	0.13	0.20
α(Ref.)	0°	—	12°

- 1.All dimension are in millimeters.
- 2.Dimension does not include burrs and mold flash/protrusions.
- 3.The outline schematic is not to scale and slightly different from the actual product appearance.



PMPAK 5X6(E-TYPE) FOOTPRINT :



UNIT: mm