

# AP6NA3R2MT


**Halogen-Free Product**




**Advanced Power  
Electronics Corp.**

**N-CHANNEL ENHANCEMENT MODE  
POWER MOSFET**

- ▼ 100%  $R_g$  & UIS Test
- ▼ Simple Drive Requirement
- ▼ Lower On-resistance
- ▼ RoHS Compliant & Halogen-Free



$BV_{DSS}$	60V
$R_{DS(ON)}$	3.28mΩ



PMPPAK® 5x6

## Description

AP6NA3R2 series are from Advanced Power innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK® 5x6 package is special for DC-DC converters application and the foot print is compatible with SO-8 with backside heat sink and lower profile.

## Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	60	V
$V_{GS}$	Gate-Source Voltage	<u>+20</u>	V
$I_D @ T_C=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^4$ (Silicon Limited)	112	A
$I_D @ T_C=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^4$	100	A
$I_D @ T_A=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	30	A
$I_D @ T_A=70^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	24	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	350	A
$P_D @ T_C=25^\circ\text{C}$	Total Power Dissipation	69.4	W
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation <sup>3</sup>	5	W
$E_{AS}$	Single Pulse Avalanche Energy <sup>5</sup>	125	mJ
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

## Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-c}$	Maximum Thermal Resistance, Junction-case	1.8	°C/W
$R_{thj-a}$	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	25	°C/W



### Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_{\text{D}}=250\mu\text{A}$	60	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=10\text{V}$ , $I_{\text{D}}=20\text{A}$	-	-	3.28	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$ , $I_{\text{D}}=250\mu\text{A}$	2	-	4	V
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=5\text{V}$ , $I_{\text{D}}=20\text{A}$	-	60	-	S
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=48\text{V}$ , $V_{\text{GS}}=0\text{V}$	-	-	25	$\text{uA}$
$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}= \pm 20\text{V}$ , $V_{\text{DS}}=0\text{V}$	-	-	+0.1	$\text{uA}$
$Q_g$	Total Gate Charge	$I_{\text{D}}=20\text{A}$	-	62	99.2	nC
$Q_{\text{gs}}$	Gate-Source Charge		-	18	-	nC
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge		-	17	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=30\text{V}$	-	18	-	ns
$t_r$	Rise Time		-	52	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time		-	42	-	ns
$t_f$	Fall Time	$V_{\text{GS}}=10\text{V}$	-	63	-	ns
$C_{\text{iss}}$	Input Capacitance		-	3400	5440	pF
$C_{\text{oss}}$	Output Capacitance		-	560	-	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	30	-	pF
$R_g$	Gate Resistance		-	1	2	$\Omega$

### Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{\text{SD}}$	Forward On Voltage <sup>2</sup>	$I_{\text{S}}=20\text{A}$ , $V_{\text{GS}}=0\text{V}$	-	-	1.3	V
$t_{\text{rr}}$	Reverse Recovery Time	$I_{\text{S}}=20\text{A}$ , $V_{\text{GS}}=0\text{V}$ ,	-	42	-	ns
$Q_{\text{rr}}$	Reverse Recovery Charge	$dI/dt=100\text{A}/\mu\text{s}$	-	37	-	nC

### Notes:







- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board,  $t \leq 10\text{sec}$ ; 60°C/W at steady state.
- 4.Package limitation current is 100A .
- 5.Starting  $T_j=25^\circ\text{C}$  ,  $V_{\text{DD}}=30\text{V}$  ,  $L=0.1\text{mH}$  ,  $R_G=25\Omega$  ,  $V_{\text{GS}}=10\text{V}$


THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.


APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



**Fig 1. Typical Output Characteristics**

**Fig 2. Typical Output Characteristics**

**Fig 3. On-Resistance v.s. Gate Voltage**

**Fig 4. Normalized On-Resistance v.s. Junction Temperature**

**Fig 5. Forward Characteristic of Reverse Diode**

**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**




**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Drain Current v.s. Case Temperature**




**Fig 12. Transfer Characteristics**



**Fig 13. Typ. Drain-Source on State Resistance**



**Fig 14. Total Power Dissipation**




**Fig 15. Normalized  $BV_{DSS}$  v.s. Junction Temperature**



**AP6NA3R2MT**



## **MARKING INFORMATION**





ADVANCED POWER ELECTRONICS CORP.

## Package Outline : PMPAK 5x6



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.90	1.10	1.30
b	0.33	0.41	0.51
C	0.254(Ref.)		
D1	4.80	4.90	5.10
D2	3.61	4.00	4.40
E	5.80	6.03	6.25
E1 (Ref.)	5.60	5.75	5.90
E2 (Ref.)	3.30	3.55	3.80
e	1.27 BSC		
H	0.35	—	0.90
K (Ref.)	1.00	1.275	—
L	0.35	0.55	0.75
L1	0.06	0.13	0.20
$\alpha$ (Ref.)	$0^\circ$	—	$12^\circ$

1. All dimension are in millimeters.
2. Dimension does not include burrs and mold flash/protrusions.
3. The outline schematic is not to scale and slightly different from the actual product appearance.



**Advanced Power  
Electronics Corp.**

**PMPAK 5x6  
(E-TYPE)**

**PMPAK 5X6(E-TYPE) FOOTPRINT :**

