

MOSFET Silicon N-Channel MOS**1. Applications**

Synchronous rectification in SMPS,
Hard switching and High speed circuit
DC/DC in telecoms and industrial

**2. Features**



Low drain-source on-resistance:
 $R_{DS(on),max} = 1.2\text{m}\Omega$ (typ.)
 High speed power switching
 Enhanced body diode dv/dt capability
 Enhanced avalanche ruggedness

**Table 1 Key Performance Parameters**

Parameter	Value	Unit
$V_{DS} @ T_{j,max}$	100	V
$R_{DS(on),max}$	1.4	$\text{m}\Omega$
$Q_{g,typ}$	231	nC
$I_{D,pulse}$	987	A

3. Packaging and Internal Circuit

Part Name	Package	Marking
AUR014N10	TOLL	AUR014N10



1 Maximum ratings

At $T_j = 25^\circ\text{C}$, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current at silicon ¹⁾	I_D		-	395	A	$T_C=25^\circ\text{C}$
Continuous drain current at package ¹⁾	I_D		-	316	A	$T_C=25^\circ\text{C}$
Continuous drain current at silicon ¹⁾	I_D			250	A	$T_c=100^\circ\text{C}$
Pulsed drain current ²⁾	$I_{D,\text{pulse}}$	-		987	A	$T_C=25^\circ\text{C}$
Avalanche energy, single pulse	E_{AS}	-	-	1250	mJ	$T_c=25^\circ\text{C}, VDD=50\text{V}, Vgs=10\text{V}, L=1\text{mH}, RG=25\Omega$
Avalanche current, single pulse	I_{AR}	-	-	50	A	$T_c=25^\circ\text{C}, VDD=50\text{V}, L=1\text{mH}, RG=25\Omega$
Gate source voltage (static)	V_{GS}	-20	-	20	V	static;
Power dissipation	P_{tot}	-	-	313	W	$T_C=25^\circ\text{C}$
Storage temperature	T_{stg}	-55	-	150	°C	
Operating junction temperature	T_j	-55	-	150	°C	
Soldering Temperature	T_L			260	°C	
Distance of 1.6mm from case for 10s						

¹⁾Limited by $T_{j,\text{max}}$. Maximum Duty Cycle D = 0.50

²⁾Pulse width t_p limited by $T_{j,\text{max}}$

³⁾Identical low side and high side switch with identical R_G

2 Thermal characteristics

Table Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	0.4	°C/W	-
Thermal resistance, junction - ambient	R_{thJA}	-	-	40	°C/W	device on PCB, minimal footprint

3 Electrical characteristics

At $T_j=25^\circ\text{C}$, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	100	-	-	V	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$
Gate threshold voltage	$V_{(\text{GS})\text{th}}$	2		4	V	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	-	1	μA	$V_{\text{DS}}=80\text{V}, V_{\text{GS}}=0\text{V}, T_j=25^\circ\text{C}$
Gate-source leakage current	I_{GSS}	-	-	$+/-100$	nA	$V_{\text{GS}}=+/-20\text{V}, V_{\text{DS}}=0\text{V}$
Drain-source on-state resistance	$R_{\text{DS}(\text{on})}$	-	-	1.4	$\text{m}\Omega$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=30\text{A}, T_j=25^\circ\text{C}$
Gate resistance (Intrinsic)	R_{G}	-	0.7	-	Ω	$f=1\text{MHz}$, open drain
Transconductance	G_{fs}		108		S	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=50\text{A}$

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	13000	-	PF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$
Output capacitance	C_{oss}	-	2147	-	PF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$
Reverse transfer capacitance	C_{rss}	-	398	-	PF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$
Turn-on delay time	$t_{\text{d}(\text{on})}$	-	27.7	-	ns	$V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=1\text{A}, R_{\text{G}}=1\Omega$
Rise time	t_{r}	-	21.5	-	ns	$V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=1\text{A}, R_{\text{G}}=1\Omega$
Turn-off delay time	$t_{\text{d}(\text{off})}$	-	89.6	-	ns	$V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=1\text{A}, R_{\text{G}}=1\Omega$
Fall time	t_{f}	-	96.8	-	ns	$V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=1\text{A}, R_{\text{G}}=1\Omega$







Table 6 Gate charge characteristics







Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	70.2	-	nC	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=100\text{A}, V_{\text{GS}}=10\text{V}$
Gate to drain charge	Q_{gd}	-	65.7	-	nC	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=100\text{A}, V_{\text{GS}}=10\text{V}$
Gate charge total	Q_{g}	-	231	-	nC	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=100\text{A}, V_{\text{GS}}=10\text{V}$


Table 7 Reverse diode characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous Source Current at silicon	I_{SD}	-	-	395	A	<i>Maximum Ratings</i>
Diode forward voltage	V_{SD}	-	0.75	1.1	V	$V_{GS}=0V, I_s=30A, T_j=25^\circ C$
Reverse recovery time	t_{rr}	-	120	-	ns	$V_{GS}=0V, I_F=30A, dI/dt=100A/\mu s$
Reverse recovery charge	Q_{rr}	-	400	-	nC	$V_{GS}=0V, I_F=30A, dI/dt=100A/\mu s$


4 Electrical characteristics diagram





Figure 13. R_{qjc} Transient Thermal Impedance

5. Package Outline



SYMBOLS	DIMENSION IN MM		
	MIN	NOM	MAX
* A	2.200	2.300	2.400
c	0.492	0.500	0.508
* D	10.280	10.380	10.480
* E	9.800	9.900	10.000
e	1.20 BSC		
* H	11.580	11.680	11.780
H1	6.650	6.750	6.850
H2	7.300		
H3	3.200		
H4	3.800		
K1	4.180		
K2	2.900		
* D2	3.300		
b	0.700	0.800	0.900
b1	9.700	9.800	9.900
b2	0.420	0.460	0.500
b3	0.350		
b4	0.600		
b5	3.100		
b6	1.200		
L	1.700	1.900	2.100
L1	0.700		
L2	0.600		
L4	1.050	1.150	1.250
L5	0.500	0.600	0.700
E1	7.800		
E4	8.800		
E5	9.200		

Figure: Outline PG-TOLL(JW)

Revision History

Revision	Date	Subjects (major changes since last revision)
1.0	2023-05-26	Preliminary version