

**MOSFET Silicon N-Channel MOS****1. Applications**

Synchronous rectification in SMPS,  
Hard switching and High speed circuit  
DC/DC in telecoms and industrial

**2. Features**



Low drain-source on-resistance:  $R_{DS(on)} = 2.9\text{m}\Omega$  (typ.)  
High speed power switching  
Enhanced body diode dv/dt capability  
Enhanced avalanche ruggedness

**Table 1 Key Performance Parameters**

Parameter	Value	Unit
$V_{DS} @ T_{j,max}$	100	V
$R_{DS(on),max}$	3.4	$\text{m}\Omega$
$Q_{g,typ}$	138	nC
$I_{D,pulse}$	856	A

**3. Packaging and Internal Circuit**

Part Name	Package	Marking
AUP034N10	TO220	AUP034N10
AUB034N10	TO263	AUB034N10



## 1 Maximum ratings

At  $T_J = 25^\circ\text{C}$ , unless otherwise specified

**Table 2 Maximum ratings**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current at silicon <sup>1)</sup>	$I_D$		-	214	A	$T_C=25^\circ\text{C}$
Continuous drain current at package <sup>1)</sup>	$I_D$		-	195	A	$T_C=25^\circ\text{C}$
Continuous drain current at silicon <sup>1)</sup>	$I_D$			151	A	$T_C=100^\circ\text{C}$
Pulsed drain current <sup>2)</sup>	$I_{D,\text{pulse}}$	-		856	A	$T_C=25^\circ\text{C}$
Avalanche energy, single pulse	$E_{AS}$	-	-	512	mJ	$T_C=25^\circ\text{C}, VDD=40\text{V}, Vgs=10\text{V}, L=1\text{mH}, RG=25\Omega$
Avalanche current, single pulse	$I_{AR}$	-	-	32	A	$T_C=25^\circ\text{C}, VDD=40\text{V}, L=1\text{mH}, RG=25\Omega$
Gate source voltage (static)	$V_{GS}$	-20	-	20	V	static;
Power dissipation	$P_{\text{tot}}$	-	-	330	W	$T_C=25^\circ\text{C}$
Storage temperature	$T_{\text{stg}}$	-55	-	170	°C	
Operating junction temperature	$T_j$	-55	-	170	°C	
Soldering Temperature	$T_L$			300	°C	
Distance of 1.6mm from case for 10s						

<sup>1)</sup> Limited by  $T_{j,\text{max}}$ . Maximum Duty Cycle D = 0.50

<sup>2)</sup> Pulse width  $t_p$  limited by  $T_{j,\text{max}}$

<sup>3)</sup> Identical low side and high side switch with identical  $R_G$

## 2 Thermal characteristics

**Table Thermal characteristics(TO263&TO252)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	$R_{thJC}$	-	-	0.46	°C/W	-
Thermal resistance, junction - ambient	$R_{thJA}$	-	-	63	°C/W	device on PCB, minimal footprint

### 3 Electrical characteristics

at  $T_j=25^\circ\text{C}$ , unless otherwise specified

**Table 4 Static characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	100	-	-	V	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$
Gate threshold voltage	$V_{(\text{GS})\text{th}}$	2		4	V	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$
Zero gate voltage drain current	$I_{\text{DSS}}$	-	-	1	$\mu\text{A}$	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}, T_j=25^\circ\text{C}$
Gate-source leakage current	$I_{\text{GSS}}$	-	-	100	nA	$V_{\text{GS}}=20\text{V}, V_{\text{DS}}=0\text{V}$
Drain-source on-state resistance	$R_{\text{DS}(\text{on})}$	-	2.9	3.4	$\text{m}\Omega$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=80\text{A}, T_j=25^\circ\text{C}$
Gate resistance (Intrinsic)	$R_{\text{G}}$	-	2.6	-	$\Omega$	$f=1\text{MHz}$ , open drain

**Table 5 Dynamic characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	$C_{\text{iss}}$	-	10000	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=25\text{V}, f=1\text{MHz}$
Output capacitance	$C_{\text{oss}}$	-	2900	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=25\text{V}, f=1\text{MHz}$
Reverse transfer capacitance	$C_{\text{rss}}$	-	280	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=25\text{V}, f=1\text{MHz}$
Turn-on delay time	$t_{\text{d}(\text{on})}$	-	38	-	ns	$V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=80\text{A}, R_{\text{G}}=2.5\Omega$
Rise time	$t_r$	-	50	-	ns	$V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=80\text{A}, R_{\text{G}}=2.5\Omega$
Turn-off delay time	$t_{\text{d}(\text{off})}$	-	69	-	ns	$V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=80\text{A}, R_{\text{G}}=2.5\Omega$
Fall time	$t_f$	-	33	-	ns	$V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=80\text{A}, R_{\text{G}}=2.5\Omega$

**Table 6 Gate charge characteristics**


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	$Q_{\text{gs}}$	-	58	-	nC	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=80\text{A}, V_{\text{GS}}=10\text{V}$
Gate to drain charge	$Q_{\text{gd}}$	-	44	-	nC	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=80\text{A}, V_{\text{GS}}=10\text{V}$
Gate charge total	$Q_g$	-	138	-	nC	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=80\text{A}, V_{\text{GS}}=10\text{V}$

**Table 7 Reverse diode characteristics(by caculating)**


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous Source Current at silicon	$I_{SD}$	-	214	-	A	<i>Maximum Ratings</i>
Diode forward voltage	$V_{SD}$	-	1.2	-	V	$V_{GS}=0V, I_s=80A, T_j=25^\circ C$
Reverse recovery time	$t_{rr}$	-	95	-	ns	$V_{GS}=0V, I_F=80A, dI_F/dt=100A/\mu s$
Reverse recovery charge	$Q_{rr}$	-	143	-	nC	$V_{GS}=0V, I_F=80A, dI_F/dt=100A/\mu s$

## 4 Electrical characteristics diagram


**Figure 1. Maximum Effective Thermal Impedance, Junction-to-Case**




**Figure 2. Maximum Power Dissipation vs. Case Temperature**




**Figure 3. Maximum Continuous Drain Current vs Case Temperature**




**Figure 4. Typical Output Characteristics**




**Figure 5. Unclamped Inductive Switching Capability**




**Figure 6. Maximum Peak Current Capability**




**Figure 7. Maximum Forward Safe Operation Area**




**Figure 8. Typical Capacitance vs. Drain-to-Source Voltage**



**Figure 9. Typical Gate Charge vs. Gate-to-Source Voltage**




## 5. Package Outlines



UNIT	A	B	C	D	E	F	G	W	H	H1	L	L1	Q	P	P1
mm	1.5	1.5	0.5	2.60	1.6	0.94	2.54	10.5	4.8	2.9	16.5	8.7	8°	7.6	8.2
	1.1	1.1	0.3	2.15	1.1	0.68	TYP	9.6	4.4	2.5	14.5	8.2	MAX	7.1	7.4

Figure1: Outline PG-T0263(HC)



注：如图麻面Ra0.8~1.0

Figure2: Outline PG-T0220(HT)

**Revision History**

Revision	Date	Subjects (major changes since last revision)
1.0	2022-04-15	Preliminary version