

3.2A 20V Synchronous Rectified Step-Down Converter

TD1484A

General Description

The TD1484A is a monolithic pulse-width-modulated (PWM) synchronous step-down switch mode regulator with two internal power MOSFETs. It achieves 3.2A continuous output current over a wide input supply range with excellent load and line regulation. Current mode operation provides fast transient response and eases loop stabilization. Fault condition protection includes cycle-by-cycle current limit and thermal shutdown.

This device, available in an ESOP-8L package, provides a very compact solution with minimal external components.


Features

- 3.2A Output Current
- Wide 4.75V to 20V Operating Input Range
- Integrated 90mΩ Power MOSFET Switches
- Output Adjustable from 0.923V to 18V
- Up to 93% Efficiency
- Programmable Soft-Start
- Stable with Low ESR Ceramic Output Capacitors
- Fixed 340KHz Frequency
- Cycle-by-Cycle Over Current Protection
- Input Under Voltage Lockout

Applications

- Distributed Power Systems
- Networking Systems
- FPGA, DSP, ASIC Power Supplies
- Green Electronics/ Appliances
- Notebook Computers

Pin Configurations



The package has an exposed PAD(GND) from the bottom view. The exposed PAD serves as radiator and must be soldered to PCB.

Figure1 Pin Configuration of TD1484A (Top View)


3.2A 20V Synchronous Rectified Step-Down Converter

TD1484A

Pin Description

Pin Number	Pin Name	Description
1	BS	High-Side Gate Drive Boost Input. BS supplies the drive for the high-side N-Channel MOSFET switch. Connect a 0.01μF or greater capacitor from SW to BS to power the high side switch.
2	IN	Supply Voltage. The TD1484A operates from a +4.75V to +20V unregulated input. C1 is needed to prevent large voltage spikes from appearing at the input.
3	SW	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load. Note that a capacitor is required from SW to BS to power the high-side switch.
4	GND	Ground.
5	FB	Feedback Input. FB senses the output voltage to regulate that voltage. Drive FB with a resistive voltage divider from the output voltage. The feedback threshold is 0.923V.
6	COMP	Compensation Node. COMP is used to compensate the regulation control loop. Connect a series RC network from COMP to GND to compensate the regulation control loop. In some cases, an additional capacitor from COMP to GND is required.
7	EN	Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator, drive it low to turn it off. Pull up with 100kΩ resistor for automatic startup.
8	SS	Soft-Start Control Input. SS controls the soft start period. Connect a capacitor from SS to GND to set the soft-start period. A 0.1μF capacitor sets the soft-start period to 15ms. To disable the soft-start feature, leave SS unconnected.

Ordering Information



3.2A 20V Synchronous Rectified Step-Down Converter

TD1484A

Function Block




Figure 2 Function Block Diagram of TD1484A

Absolute Maximum Ratings

Parameter	symbol	Value	Unit
Supply Voltage	V_{IN}	-0.3 to 23	V
Switch Node Voltage	V_{SW}	-0.3 to $V_{IN}+0.3$	V
Boost Voltage	V_{BS}	$V_{SW}-0.3$ to $V_{SW}+6$	V
Output Voltage	V_{OUT}	0.923V to 20	V
All Other Pins		- 0.3V to +6V	V
Operating Junction Temperature	T_J	150	°C
Operating Ambient Temperature	T_A	-40 to 80	°C
Storage Temperature	T_{STG}	-65 to 150	°C
Lead Temperature (Soldering, 10 sec)	T_{LEAD}	260	°C
ESD (HBM)		2000	V
MSL		Level3	
Junction to Ambient Resistance in Free Air	$R_{\theta JA}$	50	°C/W
Junction to Case Resistance in Free Air	$R_{\theta JC}$	10	°C/W

3.2A 20V Synchronous Rectified Step-Down Converter

TD1484A

Electrical Characteristics

 $V_{IN}=12V$, $T_A=+25^{\circ}C$, unless otherwise noted

Parameter	Symbol	Condition	Min	Typ	Max	Units
Shutdown Supply Current		$V_{EN}=0V$	-	1	3.0	μA
Supply Current		$V_{FB}=1.0V$, $V_{EN}=2.0V$	-	1.3	1.5	mA
Feedback Voltage	V_{FB}	$4.75V \leq V_{IN} \leq 20V$	0.900	0.923	0.946	V
Feedback Overvoltage Threshold			-	1.1	-	V
Error Amplifier Voltage Gain	AEA		-	400	-	V/V
Error Amplifier Transconductance	GEA	$\Delta IC = \pm 10\mu A$	-	800	-	$\mu A/V$
High Side MOSFET On Resistance	$R_{DS(ON)1}$		-	90	-	m Ω
low Side MOSFET On Resistance	$R_{DS(ON)2}$		-	90	-	m Ω
High Side Switch Leakage Current		$V_{EN}=0V$, $V_{SW}=0V$	-	-	10	μA
Upper Switch Current Limit		Minimum Duty Cycle	2.4	3.4	-	A
Lower Switch Current Limit		From Drain to Source	-	1.1	-	A
COMP to Current Sense Transconductance	GCS		-	3.5	-	A/V
Oscillation Frequency	F_{osc1}		-	340	-	KHz
Short Circuit Oscillation Frequency	F_{osc2}	$V_{FB} = 0V$	-	100	-	KHz
Maximum Duty Cycle	DMAX	$V_{FB} = 1.0V$	-	90	-	%
Minimum on Time			-	220	-	ns
EN Shutdown Threshold Voltage		V_{EN} Rising	1.1	1.5	2.0	V
EN Shutdown Threshold Voltage Hysteresis			-	210	-	mV
EN Lockout Threshold Voltage			2.2	2.5	2.7	V
EN Lockout Hysteresis			-	210	-	mV
Input Under Voltage Lockout Threshold		V_{IN} Rising	3.80	4.10	4.40	V
Input Under Voltage Lockout Threshold Hysteresis			-	210	-	mV
Soft-Start Current		$V_{SS} = 0V$	-	6	-	μA
Soft-Start Period		$C_{SS} = 0.1\mu F$	-	15	-	ms
Thermal Shutdown			-	160	-	$^{\circ}C$

Typical Performance Characteristics

VIN=12V, Vo=3.3V, L=10uH, C1=10uF, C2=22uF, TA=+25°C




Figure 3. Efficiency vs Load Current




Figure 4. OSC Frequency vs Temperature




Figure 5. Output Voltage vs Temperature




Figure 6. Line Regulation





Figure 7. Load Regulation


Operating Waveforms



10ms/div

VIN=12V, VOUT=3.3V, IOUT=2A (Resistance Load)


Figure 8. Startup through Enable



2ms/div

VIN=12V, VOUT=3.3V, IOUT=2A (Resistance Load)


Figure 9. Shutdown through Enable



2μs/div

VIN=12V, VOUT=3.3V, IOUT=0A

Figure10 Light Load Operation




2μs/div

VIN=12V, VOUT=3.3V, IOUT=2A

Figure11 Medium Load Operation


Operating Waveforms (Cont.)



2µs/div

VIN=12V, VOUT=3.3V, IOUT=3A


Figure 12. Heavy Load Operation



40µs/div


VIN=12V, VOUT=3.3V, IOUT=0A to 3A

Figure 13. Load Transient



20µs/div

Figure14 Short Circuit Protection



40µs/div

Figure15 Short Circuit Recovery

Typical Application Circuit




Fig16. TD1484A with 3.3V Output, 22µF/6.3V Ceramic Output Capacitor

3.2A 20V Synchronous Rectified Step-Down Converter

TD1484A

Function Description

Setting the Output Voltage

The output voltage is set using a resistive voltage divider from the output voltage to FB pin. The voltage divider divides the output voltage down to the feedback voltage by the ratio:

$$V_{FB} = V_{OUT} \frac{R2}{R1 + R2}$$

Where V_{FB} is the feedback voltage and V_{OUT} is the output voltage. Thus the output voltage is:

$$V_{OUT} = 0.923 \times \frac{R1 + R2}{R2}$$

$R2$ can be as high as 100kΩ, but a typical value is 10kΩ.

Using the typical value for $R2$, $R1$ is determined by:

$$R1 = 10.83 \times (V_{OUT} - 0.923) \text{ (k}\Omega\text{)}$$

For example, for a 3.3V output voltage, $R2$ is 10kΩ, and $R1$ is 26.1kΩ.

Inductor

The inductor is required to supply constant current to the output load while being driven by the switched input voltage. A larger value inductor will result in less ripple current that will result in lower output ripple voltage. However, the larger value inductor will have a larger physical size, higher series resistance, and/or lower saturation current. A good rule for determining the inductance to use is to allow the peak-to-peak ripple current in the inductor to be approximately 30% of the maximum switch current limit. Also, make sure that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_s \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where V_{OUT} is the output voltage, V_{IN} is the input voltage, f_s is the switching frequency, and ΔI_L is the peak-to-peak inductor ripple current.

Choose an inductor that will not saturate under the maximum inductor peak current. The peak inductor current can be calculated by:

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where I_{LOAD} is the load current.

The choice of which style inductor to use mainly depends on the price vs. size requirements and any EMI requirements.

Optional Schottky Diode

During the transition between high-side switch and low-side switch, the body diode of the lowside power MOSFET conducts the inductor current. The forward voltage of this body diode is high. An optional Schottky diode may be paralleled between the SW pin and GND pin to improve overall efficiency. Table 1 lists example Schottky diodes and their Manufacturers.

Part Number	Voltage/Current	Vendor
B130	30V, 1A	Diodes, Inc.
SK13	30V, 1A	Diodes, Inc.
MBRS130	30V, 1A	International Rectifier

Input Capacitor

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors are preferred, but tantalum or low-ESR electrolytic capacitors may also suffice. Choose X5R or X7R dielectrics when using ceramic capacitors.

Since the input capacitor ($C1$) absorbs the input switching current it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, where $I_{C1} = I_{LOAD}/2$. For simplification, choose the input capacitor whose RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e. 0.1μF, should be placed as

3.2A 20V Synchronous Rectified Step-Down Converter

TD1484A

close to the IC as possible.

When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple for low ESR capacitors can be estimated by:

$$\Delta V_{IN} = \frac{I_{LOAD}}{C_1 \times f_s} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where C_1 is the input capacitance value.

Output Capacitor

The output capacitor is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_s \times C_2}\right)$$

Where C_2 is the output capacitance value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_s^2 \times L \times C_2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The TD1484A can be optimized for a wide range of capacitance and ESR values.

Compensation Components

TD1484A employs current mode control for easy compensation and fast transient response. The system stability and transient response are controlled through the COMP pin. COMP pin is the output of the internal transconductance error amplifier. A series capacitor-resistor combination sets a pole-zero combination to control the

characteristics of the control system.

The DC gain of the voltage feedback loop is given by:

$$A_{VDC} = R_{LOAD} \times G_{CS} \times A_{EA} \times \frac{V_{FB}}{V_{OUT}}$$

Where A_{VEA} is the error amplifier voltage gain; G_{CS} is the current sense transconductance and R_{LOAD} is the load resistor value.

The system has two poles of importance. One is due to the compensation capacitor (C_3) and the output resistor of the error amplifier, and the other is due to the output capacitor and the load resistor. These poles are located at:

$$f_{P1} = \frac{G_{EA}}{2\pi \times C_3 \times A_{VEA}}$$

$$f_{P2} = \frac{1}{2\pi \times C_2 \times R_{LOAD}}$$

Where G_{EA} is the error amplifier transconductance.

The system has one zero of importance, due to the compensation capacitor (C_3) and the compensation resistor (R_3). This zero is located at:

$$f_{Z1} = \frac{1}{2\pi \times C_3 \times R_3}$$

The system may have another zero of importance, if the output capacitor has a large capacitance and/or a high ESR value. The zero, due to the ESR and capacitance of the output capacitor, is located at:

$$f_{ESR} = \frac{1}{2\pi \times C_2 \times R_{ESR}}$$

In this case (as shown in Figure 13), a third pole set by the compensation capacitor (C_6) and the compensation resistor (R_3) is used to compensate the effect of the ESR zero on the loop gain. This pole is located at:

$$f_{P3} = \frac{1}{2\pi \times C_6 \times R_3}$$

The goal of compensation design is to shape the converter transfer function to get a desired loop gain. The system crossover frequency where the feedback loop has the unity gain is important. Lower crossover frequencies result in slower line and load transient responses, while higher crossover frequencies could cause system instability. A good rule of thumb is to set the crossover frequency below one-tenth of the switching frequency.

To optimize the compensation components, the following procedure can be used.

3.2A 20V Synchronous Rectified Step-Down Converter

TD1484A

1. Choose the compensation resistor (R3) to set the desired crossover frequency.

Determine the R3 value by the following equation:

$$R3 = \frac{2\pi \times C2 \times f_c}{G_{EA} \times G_{CS}} \times \frac{V_{OUT}}{V_{FB}} < \frac{2\pi \times C2 \times 0.1 \times f_s}{G_{EA} \times G_{CS}} \times \frac{V_{OUT}}{V_{FB}}$$

Where f_c is the desired crossover frequency which is typically below one tenth of the switching frequency.

2. Choose the compensation capacitor (C3) to achieve the desired phase margin. For applications with typical inductor values, setting the compensation zero, f_{z1} , below one-fourth of the crossover frequency provides sufficient phase margin.

Determine the C3 value by the following equation:

$$C3 > \frac{4}{2\pi \times R3 \times f_c}$$

Where R3 is the compensation resistor.

3. Determine if the second compensation capacitor (C6) is required. It is required if the ESR zero of the output capacitor is located at less than half of the switching frequency, or the following relationship is valid:

$$\frac{1}{2\pi \times C2 \times R_{ESR}} < \frac{f_s}{2}$$

If this is the case, then add the second compensation capacitor (C6) to set the pole f_{P3} at the location of the ESR zero. Determine the C6 value by the equation:

$$C6 = \frac{C2 \times R_{ESR}}{R3}$$

External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external BST diode are:

- $V_{OUT}=5V$ or $3.3V$; and
- Duty cycle is high:

$$D = \frac{V_{OUT}}{V_{IN}} > 65\%$$

In these cases, an external BST diode is recommended from the output of the voltage regulator to BST pin, as shown in Fig.13





Figure17.Add Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the BST cap is $0.1 \sim 1\mu F$.

Package Information

ESOP-8 Package Outline Dimensions



	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.050	0.150	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
D1	3.202	3.402	0.126	0.134
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
E2	2.313	2.513	0.091	0.099
e	1.270 (BSC)		0.050 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

Design Notes