

AM29C841A, AM29C843A

High Performance CMOS Bus Interface Latches

The AM29C841A and AM29C843A CMOS Bus Interface Latches are designed to eliminate the extra devices required to buffer stand alone latches and to provide extra data width for wider address/data paths or buses carrying parity. The AM29C800A latches are produced with AMD's exclusive CS11SA CMOS process, and feature typical propagation delays of 5 ns, as well as an output current drive of 49 mA.

The AM29C841A is a buffered, 10-bit version of the popular '373 function. The AM29C843A is a 9-bit buffered latch with Preset (\overline{PRE}) and Clear (\overline{CLR}) - ideal for parity bus interfacing in the high-performance microprogrammed systems.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Am29C841A/Am29C843A

High Performance CMOS Bus Interface Latches

DISTINCTIVE CHARACTERISTICS

- High-speed parallel latches
 D-Y propagation delay = 5 ns typical
- Low standby power
- Very high output drive
 IoL = 48 mA commercial, 32 mA Military
- Extra-wide (9- and 10-bit) data paths
- Proprietary edge-rate controlled outputs dramatically reduce undershoots, overshoots, and ground bounce

GENERAL DESCRIPTION

The Am29C841A and Am29C843A CMOS Bus Interface Latches are designed to eliminate the extra devices required to buffer stand alone latches and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800A latches are produced with AMD's exclusive CS11SA CMOS process, and feature typical propagation delays of 5 ns, as well as an output current drive of 48 mA.

The Am29C841A is a buffered, 10-bit version of the popular '373 function. The Am29C843A is a 9-bit buffered latch with Preset (PRE) and Clear (CLR)—ideal for parity bus interfacing in high-performance microprogrammed systems.

The Am29C841A and Am29C843A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce) undershoots and overshoots. By controlling the output transient currents, ground bounce and output ringing

- Power-up/down disable circuit provides for glitch-free power supply sequencing
- Can be powered off while in 3-state, ideal for card edge interface applications
- Minimal speed degradation with multiple outputs switching
- 200 mV typical hysteresis on data input path
- JEDEC FCT-compatible specs

have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry which utilizes n-channel pull-up transistors (eliminating the parasitic diode to Vcc), provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.


The Am29C841A and Am29C843A are available in the standard package options: DIPs, PLCCs, and SOICs.

* For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).


Publication# 11230 Rev. B Amendment/C Issue Date: December 1990




BLOCK DIAGRAMS Am29C841A











Note:

Pin 1 is marked for orientation

LOGIC SYMBOLS





FUNCTION TABLES

Am29C841A

	Outputs	Internal		Inputs		
Function	Yi	Qi	Di	LE	ŌĒ	
Hi-Z	Z	X	Х	X	H	
Hi-Z	Z	н	L	н	н	
Hi-Z	Z	L	н	н	н	
Latched (Hi-Z)	Z	NC	X	L	н	
Transparent	L	Н	L	н	L	
Transparent	н	L	н	Н	L	
Latched	NC	NC	X	L	L	

Am29C843A


	Outputs	Internal			nputs	1	
Function	Yi	Qi	Di	LE	ŌĒ	PRE	CLR
Hi-Z	Z	X	X	X	н	Н	н
Hi-Z	Z	L	н	Н	н	H	Н
Hi-Z	Z	н	L	н	н	н	Н
Latched (Hi-Z)	Z	NC	X	L	н	н	н
Transparent	Н	L	н	н	L	Н	Н
Transparent	L	Н	L	Н	L	н	Н
Latched	NC	NC	X	L	L	н	н
Preset	Н	L	X	Х	L	L	Н
Clear	L	н	X	X	L	н	L
Preset	н	н	X	X	L	L	L
Latched (Hi-Z)	Z	L	х	L	н	н	L
Latched (Hi-Z)	Z	L	X	L	н	L	н

H = HIGH L = LOW X = Don't Care

NC = No Change Z = High Impedance

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Com	binations
AM29C841A	
AM29C843A	PC, SC, JC

Valid Combinations

Valid Combinations Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. b.
- Device Number Speed Option (if applicable) Device Class Package Type Lead Finish
- c. d.
- 8.
- AM29C841A AM29C843A /**B** e. LEAD FINISH A = Hot Solder Dip d. PACKAGE TYPE L = 24-Pin Slim Ceramic DIP (CD3024) c. DEVICE CLASS /B = Class B b. SPEED OPTION Not Applicable **DEVICE NUMBER/DESCRIPTION** a. Am29C841A CMOS 10-Bit Latch Am29C843A CMOS 9-Bit Latch

Valid Com	Valid Combinations					
AM29C841A	/BLA					
AM29C843A	/BLA					

Valid Combinations

.

Valid Combinations list configurations planned to be supported in volume for this device. Con-sult the local AMD sales office to confirm avail-ability of specific valid combinations, or to check on newly released combinations.

Group A Tests Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION Am29C841A/Am29C843A

Di

Data Inputs (Input) D_i are the latch data inputs.

Yi

Data Outputs (Output)

Yi are the three state data outputs.

LE

Latch Enable (Input, Active HIGH)

The latches are transparent when LE is HIGH. Input data is latched on a HIGH-to-LOW transition.

ŌĒ

Output Enable (Input, Active LOW)

When \overline{OE} is LOW, the latch data is passed to the Y_i outputs. When \overline{OE} is HIGH, the Y_i outputs are in the high impedence state.

Am29C843A Only PRE

Preset (Input, Active LOW)

When \overrightarrow{PRE} is LOW, the outputs are HIGH if \overrightarrow{OE} is LOW. \overrightarrow{PRE} overrides the CLR pin. \overrightarrow{PRE} will set the latch independent of the state of \overrightarrow{OE} .

CLR

Clear (Input, Active LOW)

When \overline{CLR} is LOW, the internal latch is cleared. When \overline{CLR} is LOW, the outputs are LOW if \overline{OE} is LOW and \overline{PRE} is HIGH. When \overline{CLR} is HIGH, data can be entered into the latch.

ABSOLUTE MAXIMUM RATINGS

I DOOLOTE MAA	
Storage Temperature	-65 to +150°C
Supply Voltage to Gro Potential Continuous	ound -0.5 V to +7 V
DC Output Voltage	-0.5 V to +6 V
DC Input Voltage	~0.5 V to +6 V
DC Output Diode Cun Into Output Out of Output	rent: + 50 mA - 50 mA
DC Input Diode Curre Into Input Out of Input	nt: + 20 mA – 20 mA
DC Output Current pe Into Output Out of Output	er Pin: + 100 mA ~ 100 mA
Total DC Ground Current	(n x loL + m x lcct) mA (Note 1)
Total DC Vcc Current	(n x lon + m x lccr) mA (Note 1)

OPERATING RANGES

Commercial (C) Devices Ambient Temperature (TA) 0 to +70°C Supply Voltage (Vcc) +4.5 V to +5.5 V

Military (M) Devices

Ambient Temperature (TA)	-55 to +125°C
Supply Voltage (Vcc)	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. n = number of outputs, m = number of inputs.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.



Parameter Symbol	Parameter Description	Test Conditio	ons			Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{CC} = 4.5 V Min. V _{IN} = V _{IH} or V _{IL}	Юн = -1	15 m	A	2.4		V
Vol	Output LOW Voltage	Vcc = 4.5 V Min.	V _{CC} = 4.5 V Min. MIL I _{OL} = 32 mA V _{IN} = V _{IH} or V _{IL} COM'L I _{OL} = 48 mA				0.5	v
		$V_{IN} = V_{IH} \text{ or } V_{IL}$					0.5	v
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)			2.0		V	
Vı∟	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	V	
Vi	Input Clamp Voltage	$V_{CC} = 4.5 \text{ V}, I_{IN} = -18 \text{ mA}$				-1.2	v	
II.	Input LOW Current	Vcc = 5.5 V, VIN = GND					-5	μA
liH .	Input HIGH Current	Vcc = 5.5 V, V _{IN} = 5.5 V					5	μA
Іодн	Output Off-State Current	Vcc = 5.5 V, Vo = 5.5 V					+10	μА
lozl	(High Impedance)	Vcc = 5.5 V, Vo	= GND				-10	μ
lsc	Output Short-Circuit Current	Vcc = 5.5 V, Vo	= 0 V (N	lote 2	2)	-60		mA
			Vin = V	сс	MIL		1.5	m/
lcco			or GND)	COM'L		1.2	
	Static Supply Current	Vcc = 5.5 V			Data Input		1.5	
Ісст		Outputs Open	VIN = 3	.4 V	OE, PRE CLR, LE		3.0	mA Bit
lccpt	Dynamic Supply Current	Vcc = 5.5 V (Note 3) Outputs Open Outputs Loade		puts Open		275	μA MH	
10001	cynamic coppy carrent			puts Loaded		400	Bi	

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. Input thresholds are tested in combination with other DC parameters or by correlation.

2. Not more than one output should be shorted at a time. Duration should not exceed 100 milliseconds.

3. Measured at a frequency \leq 10 MHz with 50% duty cycle.

t Not included in Group A tests.

SWITCHING CHARACTERISTICS for light capacitive loading over operating ranges unless otherwise specified (for APL Products Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

Parameter					nercial	Mili		
Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Unit
tPLH	Data (Di) to Output Yi			2	7.5	2	8.5	ns
tphl.	(LE = HIGH) (Note 1)			2	7.5	2	8.5	ns
ts	Data to LE Setup Time			2.5		2.5		ns
tH	Data to LE Hold Time			2.5		2.5		ns
T PLH				1	8	1	9	ns
t PHL	Latch Enable (LE) to Yi			2	8	2	9	ns
t PLH	Propogation Delay,			2	9	2	11	ns
T PHL	Preset to Yi			2	9	2	11	ns
t REC	Preset (PRE _) to LE Setup Time		CL = 50 pF	4		4		ns
t PLH	Propogation Delay, Clear to Yi		$R_1 = 500 \Omega$	2	11	2	12	ns
T PHL			$R_2 = 500 \Omega$	2	11	2	12	ns
TREC	Clear (CLR -) to LE Setup	Time		3		3		ns
tewh	LE Pulse Width	HIGH		4		4		ns
T PWL	Preset Pulse Width	LOW		4		4		ns
t PWL	Clear Pulse Width	LOW		4		4		ns
tzн				1	9	1	9.5	ns
tzL	Output Enable Time OE	to Yi		3	12	3	13	ns
tнz		-		2	8	2	8.5	ns
tLZ	Output Disable Time OE	to Yi		2	8	2	8.5	ns

*See Switching Test Circuit and Waveforms listed in Chapter 2.

Note:

 For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (Chapter 3).

Parameter Symbol			Commercial		Military		
	Parameter Description (Note 2)	Test Conditions*	Min.	Max.	Min.	Max.	Unit
t PLH	Data (Di) to Output Yi		2	14.5	2	16.0	ns
T PHL	(LE = HIGH) (Note 1)		2	14.5	2	16.0	ns
TPLH	Latch Enable (LE) to Yi	CL = 300 pF R1 = 500 Ω	2	16.5	2	18	ns
T PHL		$R_2 = 500 \Omega$	2	16.5	2	18	ns
tzн	Output Enable Time OE L to Yi		2	16.5	2	17.0	ns
tzu			3	19.5	3	20.5	ns
tнz		$C_L = 5 pF$	2	7	2	7.5	ns
tız	Output Disable Time OE _ To Yi	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	7	2	7.5	ns

SWITCHING CHARACTERISTICS for heavy capacitive loading over operating ranges unless otherwise specified

*See Switching Test Circuit and Waveforms listed in Chapter 2.

Notes:

1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (Chapter 3).

2. These parameters are guaranteed by characterization but not production tested.