

PART NUMBER

54LS155ABEA-ROCV

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview


- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



. .


T-66-21-53

FUNCTIONAL DESCRIPTION — The '155 and '156 are dual 1-of-4 decoder/demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A_0 , A_1) and provides four mutually exclusive active LOW outputs ($\overline{O}_0 - \overline{O}_3$). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.


Each decoder section has a 2-input enable gate. The enable gate for decoder "a" requires one active HIGH input and one active LOW input (E_a , \vec{E}_a). In demultiplexing applications, decoder "a" can accept either true or complemented data by using the \vec{E}_a or E_a inputs respectively. The enable gate for decoder "b" requires two active LOW inputs (\vec{E}_b , \vec{E}_b). The devices can be used as a 1-of-8 decoder/demultiplexer by tying E_a to \vec{E}_b and relabeling the common connection as A₂. The other \vec{E}_b and \vec{E}_a are connected together to form the common enable.

The '155 and '156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in *Figure a*. The '156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

 $f = (E + A_0 + A_1) \bullet (E + \overline{A_0} + A_1) \bullet (E + A_0 + \overline{A_1}) \bullet (E + \overline{A_0} + \overline{A_1})$ where = E = E_a + E_a; E = E_b + E_b



LOGIC DIAGRAM



1238 E-01

155

4-206 54155-2×

T-66-21-53

TRUTH TABLE													
ADDRESS		ENABLE a		OUTPUT a				ENABLE b		Ουτρυτ Β			
A ₀	A1	Ea	Ēa	ō₀	Ōı	Ō2	õ₃	Ēb	Ēb	ō₀	ōı	Ō2	Ō3
х	Х	L	Х	н	Н	н	н	H	Х	н	Н	н	Н
х	х	х	н	н	Н	н	H	X	H	н	Н	Н	н
L	L	н	L	L	Н	Н	н	L	L	L	Н	н	н
н	L	н	L	н	L	н	н	L	L	н	L	н	н
L	н	н	L	н	Н	L	Н	L	L	н	Н	L	н
н	н	н	L	н	н	Н	L	L	L	Н	н	н	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 54/74 54/74LS UNITS CONDITIONS PARAMETER SYMBOL Min Max Min Max XM. -20 -55 -20 -100 **Output Short Circuit** Vcc = Max ns loş XC -18 -57 -20 -100 Current $V_{CC} = Max; \overline{E}_a, \overline{E}_b = Gnd$ XM 35 10 **Power Supply Current** mΑ lcc XC 40 10 A_0 , A_1 , $E_a = 4.5 V$ AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations) 54/74LS 54/74

SYMBOL	PARAMETER	C _L = 15 pF R _L = 400 Ω	C _L = 15 pF	UNITS	CONDITIONS	
		Min Max	Min Max			
tPLH tPHL	Propagation Delay A_n to \overline{O}_n	32 32	18 27	ns	Figs. 3-1, 3-20	
tPLH tPHL	Propagation Delay \overline{E}_a or \overline{E}_b to \overline{O}_n	20 27	15 24	ns	Figs. 3-1, 3-5	
tPLH tPHL	Propagation Delay E_a to \overline{O}_n	24 30	25 25	ns	Figs. 3-1, 3-4	

1239 E-02

4-207 54155-3×

4

155