

## PART NUMBER

### 5495ABDA-ROCV

#### Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

#### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# National Semiconductor is now part of Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.

# National Semiconductor

#### 5495A/DM7495 4-Bit Parallel Access Shift Registers

#### **General Description**

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation.

Parallel (broadside) load

Shift right (the direction  $Q_A$  toward  $Q_D$ ) Shift left (the direction  $Q_D$  toward  $Q_A$ )

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the

flop to the parallel input of the previous flip-flop ( $Q_D$  to input C, etc.) and serial data is entered at input D. The clock input may be applied simultaneously to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be


mode control is high by connecting the output of each flip-

Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the truth table will also ensure that register contents are protected.

#### Features

- Typical maximum clock frequency 36 MHz
- Typical power dissipation 250 mW





© 1995 National Semiconductor Corporation TL/F/6534

#### Absolute Maximum Ratings (Note)

 If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Operating Free Air Temperature Range
 54A

 54A
 -55°C to +125°C

 DM74
 0°C to +70°C

 Storage Temperature Range
 -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter			5495A			DM7495				
Symbol	Falamet	Min	Nom	Max	Min	Nom	Max	Unite			
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V			
VIH	High Level Input V	2			2			V			
V <sub>IL</sub>	Low Level Input Vo			0.8			0.8	V			
I <sub>OH</sub>	High Level Output			-0.8			-0.8	mA			
I <sub>OL</sub>	Low Level Output			16			16	mA			
fCLK	Clock Frequency (	0		25	0		25	MHz			
t <sub>W</sub>	Clock Pulse Width	15	11		15			ns			
t <sub>SU</sub>	Data Setup Time (	20	10		20	10		ns			
t <sub>EN</sub>	Time to Enable Clock (Note 4)	Clock 1	20			20			ns		
		Clock 2	15			15					
t <sub>H</sub>	Data Hold Time (N	0	-10		0	-10		ns			
t <sub>IN</sub>	Time to Inhibit Clock 1 or Clock 2 (Note 4)		10			10			ns		
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C		
Electri	cal Character	istics ove	r recommen	ded operatii	ng free air te	emperature	range (unles	s otherwise	noted)		
Symbol	Parameter		Conditions			Min	Typ (Note 1)	Max	Unit		
VI	Input Clamp Voltag	e V <sub>CC</sub>	$V_{CC} = Min$ , $I_I = -12 \text{ mA}$					-1.5	V		
Vou	High Level Output	Vcc	Vec = Min Iou = Max								

Symbol	Parameter	Conditions	WIIII	(Note 1)	wax	Units		
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 mA$	L. C.			-1.5	V	
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.4		v		
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$		0.2	0.4	V		
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
IIH	High Level Input	V <sub>CC</sub> = Max	Mode			80	μA	
	Current	$V_{I} = 2.4V$	Others			40		
IIL	Low Level Input	V <sub>CC</sub> = Max	Mode			-3.2	mA	
	Current	$V_{I} = 0.4V$	Others			-1.6		
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-18		-57	mA	
	Output Current	(Note 2)	DM74	- 18		-57	IIIA	
Icc	Supply Current	V <sub>CC</sub> = Max (Note 3)		50	75	mA		
Note 1: All typ	bicals are at $V_{CC} = 5V$ , $T_A = 25^{\circ}$	C.						

Note 1: All typicals are at  $v_{CC} = 5v$ ,  $r_A = 25°C$ . Note 2: Not more than one output should be shorted at a time.

Note 3: I<sub>CC</sub> is measured with all outputs and serial input open; A, B, C, and D inputs grounded: Mode Control at 4.5V: and a momentary 3V, then ground, applied to both clock inputs.

Note 4:  $T_A$  = 25°C and  $V_{CC}$  = 5V.

Symbol	Parameter	From (Input)	$R_L = 400\Omega$ ,	Units	
	Farameter	To (Output)	Min	Max	Onits
f <sub>MAX</sub>	Maximum Clock Frequency		25		MHz
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Output		35	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Output		35	ns

#### **Function Table**

Inputs								Outputs				
Mode Control	Clocks		Serial	Parallel				Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	QD	
	2(L)	1(R)	Ocha	Α	В	С	D	α <sub>A</sub>	∽B	~C	αD	
Н	н	х	х	x	Х	Х	х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
н	↓↓	Х	X	a	b	с	d	а	b	С	d	
н	$\downarrow$	Х	X	Q <sub>B†</sub>	Q <sub>C†</sub>	Q <sub>D†</sub>	d	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	d	
L	L	н	X	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
L	X	$\downarrow$	н	X	Х	Х	Х	Н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	
L	X	$\downarrow$	L	X	Х	Х	Х	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	
<b>↑</b>	L	L	X	X	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
$\downarrow$	L	L	X	X	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
$\downarrow$	L	н	X	X	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
<b>↑</b>	н	L	X	X	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
<b>↑</b>	н	Н	X	X	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	

†Shifting left requires external connection of QB to A, QC to B, QD to C. Serial data is entered at input D.

H = High Level (Steady State), L = Low Level (Steady State), X = Don't Care (Any input, including transitions)

 $\downarrow$  = Transition from high to low level,  $\uparrow$  = Transition from low to high level

a, b, c, d = The level of steady, state input at inputs A, B, C, or D, respectively.

 $Q_{AO}$ ,  $Q_{BO}$ ,  $Q_{CO}$ ,  $Q_{DO} =$  The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ ,  $Q_D$ , respectively, before the indicated steady state input conditions were established.  $Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn} =$  The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ ,  $Q_D$ , respectively, before the most recent  $\downarrow$  transition of the clock.

