

# **Dual Bootstrapped, 12V MOSFET Driver with Output Disable**


## **General Description**

The LP1113 is a single phase 12V MOSFET gate driver optimized to drive the gates of both high-side and low-side power MOSFETs in a synchronous buck converter.

With a wide operating voltage range, high or low side MOSFET gate drive voltage can be optimized for the best efficiency. Internal adaptive non-overlap circuitry further reduces switching losses by preventing simultaneous conduction of both MOSFETs.

The floating top driver design can accommodate VBST voltages as high as 35V, with transient voltages as high as 40V. Both gate outputs can be driven low by applying a low logic level to the enable(EN) pin. An undervoltage lockout function ensures that both driver outputs are low when the supply voltage is low, and a Thermal Shutdown function provides the IC with over-temperature protection.

## **Order Information**




### **Features**

- ◆ All-In-One Synchronous Buck Driver
- Bootstrapped High-Side Drive
- One PWM Signal Generates Both Drives
- Anti-cross Conduction Protection Circuitry
- Available in MSOP-10 Package

## **Applications**

- ♦ Multiphase Desktop CPU Supplies
- ♦ Single-Supply Synchronous Buck Converters

# **Typical Application Circuit**



## **Marking Information**

Device	Marking	Package	Shipping	
LP1113	LPS MSOP-10		3K/REEL	
	LP1113			
	YWX			
Y:Production year W:Production period X:Production batch				

LP1113-00 Oct.-2017 Emai




# **Functional Pin Description**

Packa	ge Type	Pin Configurations			
MSOP-10		VCC 1  BST 2  MSOP-10  TOP VIEW  7 EN  NC 5			
Pin	Name	Description			
1	VCC	Input Supply. A 1.0μF ceramic capacitor should be connected from this pin to PGND.			
2	BST	Upper MOSFET Floating Bootstrap Supply. A capacitor connected between BST and SW pins holds this bootstrap voltage for the high-side MOSFET as it is switched. The recommended capacitor value is between 100nF and 1.0µF. An external diode is required with the LP1113.			
3	DRVH	Output drive for the upper MOSFET.			
4	SWN	Switch Node. Connect to the source of the upper MOSFET.			
5	NC	No Connect.			
6	NC	No Connect.			
7	EN	Output Disable. When low, normal operation is disabled forcing DRVH and DRVL low.			
8	PWM	Logic-Level Input. This pin has primary control of the drive outputs.			
9	PGND	Power Ground. Should be closely connected to the source of the lower MOSFET.			
10	DRVL	Output drive for the lower MOSFET.			

LP1113-00 Oct.-2017 Email: <a href="marketing@lowpowersemi.com">marketing@lowpowersemi.com</a> <a href="marketing@lowpowersemi.com">www.lowpowersemi.com</a>

# **Function Diagram**



# **Timing Diagram**




Figure 1. EN Timing waveforms




Figure 2. Input-Output Timing waveforms

LP1113-00 Oct.-2017 Email: m

# **Absolute Maximum Ratings**

<b></b>	♦ VCC	0.3V to 15V
<b></b>	♦ BST	0.3V to 35V
<b></b>	♦ BST to SWN	0.3V to 15V
<b></b>	♦ SWN	5V to 20V
<b></b>	♦ DRVH SWN-0	.3V to BST+0.3V
<b></b>	♦ DRVL	3V to VCC+0.3V
<b></b>	♦ EN,PWM	0.3V to 6.5V
<b></b>	♦ Maximum Junction Temperature	150°C
<b></b>	♦ Maximum Soldering Temperature (at leads,10 sec)	260°C
<b>\$</b>	♦ Storage Temperature	55°C to 150°C
<b></b>	♦ Operating Ambient Temperature Range	40°C to 85°C

Note1: All voltages are with respect to PGND except where noted.

Note2: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note3: This device is ESD sensitive. Use standard ESD precautions when handling.

# Thermal Information

Note4: 2 layer board, 1 in 2 Cu, 1 oz thickness.

LP1113-00

Oct.-2017

Email: marketing@lowpowersemi.com

## **Electrical Characteristics**

(VCC = 12 V, TA =25°C, unless otherwise noted.)

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
Supply						
Supply Voltage Range	VCC	-	4.4	-	13.2	V
Supply Current	ISYS	BST = 12 V, IN = 0 V, EN=0V	-	0.7	-	mA
EN Input					•	
Input Voltage High	VEN_HI	-	2.0	-	-	V
Input Voltage Low	VEN_LO	-	-	-	0.8	V
Hysteresis		-	-	300	-	mV
Input Current			-1.0	-	+1.0	μΑ
PWM Input	1					
Input Voltage High	VPWM_HI	-	2.0	-	-	V
Input Voltage Low	VPWM_LO	-	-	-	0.8	V
Hysteresis	-	-	-	300	-	mV
Input Current	-	No internal pull-up or pull-down resistors	-1.0	-	+1.0	μA
High-Side Driver						1
Output Resistance, Sourcing Current	-	BST - SWN = 12 V	-	3.3	-	Ω
Output Resistance, Sinking Current	-	BST - SWN = 12 V	-	0.5	-	Ω
Output Resistance, Unbiased	-	BST - SWN = 0 V	-	15	-	kΩ
	trDRVH		-	30	-	ns
Transition Times	tfDRVH	BST - SWN = 12 V, CLOAD = 3.0 nF (See Figure 2)		12	-	ns
	tpdhDRVH	BST - SWN = 12 V, CLOAD = 3.0 nF (See Figure 2)	-	95	-	ns
	tpdIDRVH	BST - SWN = 12 V, CLOAD = 3.0 nF (See Figure 2)		15	-	ns
Propagation Delay Times	tpdlEN	(See Figure 1)		30	-	ns
	tpdhEN	(See Figure 1)		35	-	ns
SW Pulldown Resitance	-	SWN to PGND	-	15	-	kΩ
Low-Side Driver	1				ı	
Output Resistance, Sourcing Current	-		-	3.3	-	Ω
Output Resistance, Sinking Current	-		-	0.5	-	Ω
Output Resistance, Unbiased	-	VCC = PGND	-	15	-	kΩ
	trDRVL	CLOAD = 3.0 nF, (See Figure 2)		30	-	ns
Transition Times	tfDRVL			12	-	ns
	tpdhDRVL		-	105	-	ns
Propagation Delay Times	tpdlDRVL	CLOAD = 3.0 nF, (See Figure 2) (Note 5, tpdhDRVL only)		15	-	ns
	tpdlEN	(See Figure 1)	-	30	-	ns
	tpdhEN	(See Figure 1)	-	35	-	ns
Timeout Delay	-	DRVH - SWN = 0	-	110	-	ns
Under Voltage Lockout		I.			1	1
UVLO Startup	_	-	-	4.3	-	V
UVLO Shutdown	_	-	-	4.0	-	V
Hysteresis	_	-	-	0.3	-	V

Note5: Guaranteed by design; not tested in production.

LP1113-00 Oct.-2017 Email: marketing@lowpowersemi.com www.lowpowersemi.com

## **Operation Information**

The LP1113 is a single phase MOSFET driver for driving two N-channel MOSFETs in a synchronous buck converter topology. The LP1113 will operate from 5.0V or 12V, but have been optimized for high current multi-phase buck regulators that convert 12 V rail directly to the core voltage required by complex logic chips.

A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each driver is capable of driving a 3nF load at frequencies up to 1 MHz.

#### **Low-Side Driver**

The low-side driver is designed to drive a ground-referenced low RDS(on) N-Channel MOSFET. The voltage rail for the low-side driver is internally connected to the VCC supply and PGND.

### **High-Side Driver**

The high-side driver is designed to drive a floating low RDS(on) N-channel MOSFET. The gate voltage for the high side driver is developed by a bootstrap circuit referenced to Switch Node (SWN) pin.

The bootstrap circuit is comprised of an external diode, and an external bootstrap capacitor. When the LP1113 are starting up, the SWN pin is at ground, so the bootstrap capacitor will charge up to VCC through the bootstrap diode. When the PWM input goes high, the high-side driver will begin to turn on the high-side MOSFET using the stored charge of the bootstrap capacitor. As the high-side MOSFET turns on, the SWN pin will rise. When the high-side

MOSFET is fully on, the switch node will be at 12 V, and the BST pin will be at 12 V plus the charge of the bootstrap capacitor (approaching 24V). The bootstrap capacitor is recharged when the switch node goes low during the next cycle.

### Safety Timer and Overlap Protection Circuit

It is very important that MOSFETs in a synchronous buck regulator do not both conduct at the same time. Excessive shoot-through or cross conduction can damage the MOSFETs, and even a small amount of cross conduction will cause a decrease in the power conversion efficiency.

The LP1113 prevent cross conduction by monitoring the status of the external MOSFETs and applying the appropriate amount of "dead-time" or the time between the turn off of one MOSFET and the turn on of the other MOSFET. When the PWM input pin goes high, DRVL will go low after a propagation delay (tpdIDRVL). The time it takes for the low-side MOSFET to turn off (tfDRVL) is dependent on the total charge on the low-side MOSFET gate. The LP1113 monitor the gate voltage of both MOSFETs and the switch node voltage to determine the conduction status of the MOSFETs. Once the low-side MOSFET is turned off an internal timer will delay (tpdhDRVH) the turn on of the high-side MOSFET.

Likewise, when the PWM input pin goes low, DRVH will go low after the propagation delay (tpdIDRVH). The time to turn off the high-side MOSFET (tfDRVH) is dependent on the total gate charge of the high-side MOSFET. A timer will be triggered once the high-side MOSFET has stopped conducting, to delay (tpdhDRVL) the turn on of the low-side MOSFET.

LP1113-00 Oc



### **Power Supply Decoupling**

The LP1113 can source and sink relatively large currents to the gate pins of the external MOSFETs. In order to maintain a constant and stable supply voltage (VCC) a low ESR capacitor should be placed near the power and ground pins. A 1µF to 4.7µF multilayer ceramic capacitor (MLCC) is usually sufficient.

### **Input Pins**

The PWM and the EN pins of the LP1113 have internal protection for Electro Static Discharge (ESD), but in normal operation they present relatively high input impedance. If the PWM controller does not have internal pull-down resistors, they should be added externally to ensure that the driver outputs do not go high before the controller has reached its under voltage lockout threshold.

### **Bootstrap Circuit**

The bootstrap circuit uses a charge storage capacitor (C<sub>BST</sub>) and the external diode. Selection of these components can be done after the high-side MOSFET has been chosen. The bootstrap capacitor must have a voltage rating that is able to withstand twice the maximum supply voltage. A minimum 50V rating is recommended. The capacitance is determined using the following equation:

$$C_{BST} = \frac{Q_{GATE}}{\Delta V_{BST}}$$

Where  $Q_{GATE}$  is the total gate charge of the high-side MOSFET, and  $\Delta V_{BST}$  is the voltage droop allowed on the high-side MOSFET drive.

For example, an external MOSFET has a total gate charge of about 30nC. For an allowed droop of 300mV, the required bootstrap capacitance is 100nF. A good quality ceramic capacitor should be used. The bootstrap diode must be rated to withstand the maximum supply voltage plus any peak ringing voltages that may be present on SWN. The average forward current can be estimated by:

$$I_{F(AVG)} = Q_{GATE} \times F_{MAX}$$

Where  $F_{MAX}$  is the maximum switching frequency of the controller. The peak surge current rating should be checked in-circuit, since this is dependent on the source impedance of the 12V supply and the ESR of  $C_{BST}$ .




LP1113-00


Oct.-2017


Email: marketing@lowpowersemi.com


# **Packaging Information**











SYMBOL	MILLIMETER			
	MIN	NOM	MAX	
A	-	-	1.10	
A1	0.05	-	0.15	
A2	0.75	0.85	0.95	
A3	0.30	0.35	0.40	
b	0.19	-	0.28	
bl	0.18	0.20	0.23	
С	0.15	-	0.20	
cl	0.14	0.152	0.16	
D	2.90	3.00	3.10	
Е	4.70	4.90	5.10	
El	2.90	3.00	3.10	
e	0.50BSC			
L	0.40	-	0.70	
Ll	0.95BSC			
θ	0	-	8°	

LP1113-00 Oct.-2017